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ABSTRACT 
The electric energy demand has been steadily growing during the last century, and all 
forecasts indicate that it will keep growing in the following years. Within this frame, and due 
to all the problems that this demand increase generate in the environment, it is necessary 
improving the current techniques of electric energy conversion and transmission in order to 
increase the whole system efficiency. On the other hand, it is also necessary increasing the 
renewable energy resources exploitation through more efficient generation systems. 
According to these lines, the power electronics systems that have been installed in the 
last decades allowed to obtain better efficiency from the renewable natural resources like the 
wind or the solar power. These systems have also notably improved the quality of the power 
supplied, reducing the losses through what are known as power quality applications. 
Power converters are currently essential in any power electronics system. Within them, 
the multilevel converters specially suppose a breakthrough compared with the classical 
two-level converters, as they allow obtaining voltage and current signals with lower harmonic 
content, what means fewer losses in high-power medium-voltage applications. 
In this Thesis a comparative study of some multilevel converter topologies normally 
used in high-power medium-voltage applications is done. The objective is analyzing in detail 
each topology and comparing it with the rest following different criteria, with the aim to know 
the advantages and drawbacks of each one and to realize which one is more suitable for each 
application. 
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RESUMEN 
El consumo de energía eléctrica no ha parado de crecer en el último siglo, y todas las 
previsiones apuntan a que lo va a seguir haciendo en los próximos años. Dentro de este marco, 
y debido a los problemas que este incremento en el consumo genera en el medio ambiente, se 
hace necesario mejorar las técnicas actuales de conversión y transmisión de energía eléctrica 
para incrementar la eficiencia del sistema completo. Por otro lado, se hace necesario 
incrementar el aprovechamiento de los recursos energéticos renovables mediante sistemas de 
generación más eficientes. 
Siguiendo esas líneas, los sistemas de electrónica de potencia que se han ido instalando 
en las últimas décadas han permitido obtener un mejor aprovechamiento de los recursos 
naturales como el viento o la luz solar, y además han mejorado notablemente la calidad de la 
energía suministrada, reduciendo las pérdidas a través de lo que se conoce como aplicaciones 
de “power quality”. 
Los convertidores de potencia son actualmente indispensables en cualquier sistema de 
electrónica de potencia. Dentro de ellos, especialmente los convertidores multinivel suponen 
un gran avance respecto a los convertidores clásicos de dos niveles, ya que permiten obtener 
señales con menos contenido armónico, lo que se traduce en menos pérdidas en los sistemas 
de media tensión y alta potencia. 
En esta Tesis se hace un estudio comparativo de varias topologías de convertidores 
multinivel que suelen utilizarse en aplicaciones de media tensión y alta potencia. El objetivo es 
analizar pormenorizadamente cada topología y compararla con las demás en base a diferentes 
criterios, con el propósito de conocer los puntos fuertes y débiles de cada una y discernir cuál 
es más adecuada para cada aplicación. 
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GLOSSARY 
AC    Alternating current 
ANPC   Active neutral point-clamped 
APOD   Alternative phase opposite disposition 
CHB    Cascaded H-bridge 
DC    Direct Current 
DNPC   Diode neutral point-clamped 
DPF    Displacement power factor  
DSP    Digital signals processor 
EMF    Electromotive force 
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FOC    Field oriented control 
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GTO    Gate turn-off (thyristor) 
HV    High voltage 
HVDC   High voltage direct current 
IGBT   Insulated gate bipolar transistor 
IGCT   Integrated gate-commutated thyristor 
IM    Induction machine / induction motor 
IPD    In phase disposition 
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LV    Low voltage 
MMC   Modular multilevel converter 
MOSFET  Metal-oxide-semiconductor field-effect transistor 
MV    Medium voltage 
NLM    Nearest-level modulation 
NPC    Neutral point-clamped 
PCC    Point of common coupling 
PF    Power factor 
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PLL    Phase locked loop 
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PWM   Pulse-width modulation 
SCR    Silicon controlled rectifier 
SHE    Selective harmonic elimination 
SISO    Single input, single output 
SM    Submodule 
SPWM   Sinusoidal pulse-width modulation 
STATCOM STATtic COMpensator 
SVM    Space vector modulation 
THD    Total harmonic distortion 
VSC    Voltage source converter 
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ZOH    Zero order hold 
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Chapter 1: INTRODUCTION 
1.1. Introduction 
According to some organizations like the World Energy Council (WEC) or the U.S. 
Energy Information Administration (EIA), the World electric energy demand will continue 
growing in the next years [1], [2]. Of course, this growth in the demand must be corresponded 
with an increase in the energy generation. As an example, the forecast for world electricity 
generation growth for the year 2040 is 69 %: from 21.6 trillion (US trillion = 10
12
) 
kilowatt-hours in 2012 to 25.8 trillion kWh in 2020 and 36.5 trillion kWh in 2040 [3]. This 
growth will be more evident in non-OECD countries (Figure 1.1), as in OECD countries 
energy markets are well established and electricity consumption patterns are mature. 
 
Figure 1.1. OECD and non-OECD countries electricity generation from 1990 to 2040 in trillion of 
kWh (US trillion = 1012) [3]. 
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With this scenario and having in mind the concerns related to the environment care, the 
electricity generation systems should tend to use renewable primary energies as far as 
possible, be CO2 generation free, be safe for the environment and produce few or no residues, 
and be independent of political or economic conflicts. At the same time, power management 
systems should avoid losses improving the efficiency. 
Far to reduce the generation with fossil fuels, the expectation of power generation for 
the next years is to maintain the use of these primary energies and gently increasing the 
production with renewable energies. The representation of the electricity generation forecast 
for the next years can be seen in Figure 1.2. 
 
Figure 1.2. World electricity generation forecast by fuel in trillion kWh (US trillion = 1012) [3]. 
As the power demand will keep growing and that not all the generation sources are 
clean or renewable, there is necessity to control correctly the electric systems in order to 
integrate the renewable resources, minimize the power losses, and improve the energy quality. 
The tendency is to do these tasks through high-power medium-voltage systems. 
Following this premise, nobody can imagine smart medium-voltage applications 
without power converters, both terms go hand in hand. So, the use of power converters is a 
requirement in medium-voltage (MV) power applications such as motor drives, flexible AC 
transmission systems (FACTS), renewable energy resources integration, high voltage DC 
(HVDC) transmissions, etc. Since power converters are essential for those applications, it is 
necessary to choose the more suitable alternative for each case. 
On the other hand, there is an essential component in the power converters, without 
which they could not have been conceived: the power switching device. Nowadays all the 
switching devices used are semiconductor-based. So much so, that semiconductor devices can 
be considered as the back-bone of power converters and the development of the last ones has 
been linked to that of the first ones. 
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The evolution of switching devices from their origins to the actual devices has been 
awesome. This evolution has always been aimed to resemble an ideal switch, so historically 
new devices improved the characteristics of previous ones. Figure 1.3 shows the development 
of power switching devices toward the concept of ideal switch. 
 
Figure 1.3. Evolution of power switching devices toward the concept of ideal switch [4]. 
The characteristics to be evaluated in a switching device are the operating frequency, 
the blocking voltage, and the drive current. In this way, an ideal switch would have infinite 
operating frequency, infinite blocking voltage, drop voltage equal to zero (when On), and 
drive current equal to zero when Off and infinite when On. In such conditions there would not 
be any conduction or switching losses in the switch. 
As the commercial devices are not ideal yet, and probably they never will be, for each 
application the correct one should be chosen according with each system requirements. Figure 
1.4 shows a comparison between different kinds of devices depending on their frequency and 
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power ranges, and the maximum current and voltage they can manage. As it was said, each 
kind of semiconductor device is better for a specific application, Figure 1.5 summarizes the 
most used types of devices for the main current applications. 
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Figure 1.4. Power devices comparison depending on their main parameters [5],[6]. 
 
Figure 1.5. Classification of power devices attending to their power and frequency ranges, and 
main application where they are used [7]. 
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But, although the best device is chosen, the trend is to use associated devices in order to 
allow the management of more voltage, more current, and to get higher equivalent switching 
frequency from the point of view of the grid side, maintaining the individual switching 
frequency for the devices. This fact gives rise to another type of converters that are known as 
multilevel power converters. 
Multilevel converters suppose another kind of topologies that generates cleaner voltage 
and current waveforms, reducing the harmonic content. They allow some high-power 
applications that are not achievable for the conventional two-level converter. The term 
‘multilevel’ defines topologies with more than one power source [8], and hence with the 
capability of have more than two voltage levels at the output (see Figure 1.6) 
VOUTVDC1
VDC(n-2)
VDC(n-1)
L1L2
L(n-2)
L(n-1) Ln
VOUT
VDC1
VDC2
L1
L2
L3
VOUT
VDC
L1
L2
 
Figure 1.6. Illustration of generic two-level converter a), three-level converter b), and n-level 
converter c). 
Moreover, with multilevel converters more accurate voltage signals can be achieved, 
and with less harmonic content as can be seen in Figure 1.7. This figure shows how the 
voltage waveform (in blue) is slowly going near to the sinusoidal waveform (in red) as the 
number of levels increases. This fact makes the harmonic content decrease following the same 
tendency. 
So, those are the main reasons why the power multilevel converters have been 
increasingly used in high-power medium-voltage applications: they can produce cleaner 
voltage signals reducing the harmonic content; and the managed voltage is shared among a 
higher number of devices, and hence the election of devices is not so critical for the same 
voltage level. 
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Figure 1.7. Example of multilevel signals (left) and their corresponding harmonic content (right). 
From top to bottom: 2-levels waveform, 3-levels,4-levels, and 11-levels. 
1.2. Objectives of this thesis 
Although there are some works that study the multilevel topologies, there are still many 
analyses that can be done, especially in relation to their use in medium voltage applications. In 
this line, in this thesis four multilevel topologies are studied: Diode Neutral Point-Clamped 
(DNPC), Active Neutral Point-Clamped (ANPC), Cascaded H-Bridge (CHB), and Modular 
Multilevel Converter (MMC). The general aim of this Thesis is comparing these four 
topologies and their behaviors when they are integrated in different medium voltage 
applications, in order to identify the advantages and disadvantages of each one of them. 
To achieve the general aim, the following objectives will be met: 
- Exhaustive analysis of each one of the mentioned topologies and their operation. 
- Detailed analysis of the pulse-width modulation techniques typically employed in 
medium voltage applications, paying special attention to the modulation based on 
selective harmonic elimination for each one of the four topologies. 
- Alternative proposal to choose the zero states in ANPC topology when the SHE 
modulation is used. 
- Comparative analysis of each topology operation under conditions of fault in the 
devices assuring the minimum distortion as possible. In this line, it is done a 
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proposal of neutral-shift fault-tolerant method that balances the phase-to-phase 
voltages when there is a fault in a modular converter like CHB. This point supposes 
one of the main contributions of this Thesis. 
- Detailed analysis of the medium voltage applications in which each one of the 
explained topologies is more commonly used. Also it will be analyzed which 
topology is more suitable for each application. 
- Testing process of the modulation and control methods over prototypes of the 
different topologies analyzed in this Thesis. One of the prototypes (the CHB) has 
been development completely during this Thesis and the others were development 
previously in the research group. 
1.3. Structure of this Thesis 
The organization of this Thesis has been done as follows: 
- The second chapter makes a background about multilevel topologies, modulation 
techniques and fault tolerant methods. 
- Chapter three describes the diode neutral point-clamped converter and the active 
neutral point-clamped converter as well as the most used modulation methods 
applied to these topologies. 
- The forth chapter is about the cascade H-bridge converter, and in this chapter in 
addition to its typical modulation methods, the possibilities to fault-tolerant 
operation are explained. 
- In chapter five it is made a description of the modular multilevel converter and its 
modulation techniques and fault-tolerant options. 
- Chapter six describes the laboratory prototypes used to test the algorithms and 
modulation methods explained in this work. 
- The seventh chapter contains a complete comparison of the four studied topologies 
that include theoretical data, simulation results, and experimental results of the tests 
carrying out during this work. 
- The conclusions and future works are summarized in chapter eight. 
In addition to these eight chapters, there are three appendixes that explain the basis of 
multi-pulse transformers (Appendix A), STATCOM systems (Appendix B), and induction 
motors and their control techniques (Appendix C). 
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1.4. Projects related with this Thesis 
The work developed for this Thesis is related to some projects that have had public and 
private funding. Those projects are the following: 
- ENE2011-28527-C04-02, “Applications of HVDC-VSC to electric power systems 
with special attention to multi-terminal operation”, funded by the Spanish Ministry 
of Economy and Competitiveness.  
Some of the studies about the modular multilevel converter that are related with the 
work of this Thesis are also included in this project. 
- PRICAM project (S2013-ICE-2933), “Programa redes eléctricas inteligentes de la 
comunidad de Madrid”, funded by the Regional Government of Madrid (Spain).  
In this project they are included some of the conclusions contained in this Thesis 
about the medium voltage operation of multilevel converters used in applications 
like FACTs. Specifically, those conclusions are part of the first objective of the 
project: “Integración de dispositivos electrónicos de potencia, como FACTs, SSTs 
y conexiones HVDC en las redes eléctricas inteligentes”. 
- CONPOSITE project (ENE2014-57760-C2-2-R), “Convertidores de potencia para 
optimizar la operacion de sistemas hibridos HVDC-VSC multiterminal/HVAC”, 
funded by the Spanish Ministry of Economy and Competitiveness.  
Some of the studies about the modular multilevel converter that are in this Thesis, 
are also included in this project. 
- “Desarrollo de un variador de velocidad para motores eléctricos de media 
tensión”, funded by the company Sedecal Control, from 2012 to 2016.  
This author has taken part on this Project with the studies related to the 
fault-tolerant operation of cascaded H-bridge converters. 
1.5. Related Papers 
In this section the journal and conference publications related with this thesis that have 
been written by this author are listed. 
Journal publications: 
1- Moranchel, M., Huerta, F., Sanz, I., Bueno, E., & Rodríguez, F. J. (2016). A Comparison 
of Modulation Techniques for Modular Multilevel Converters. Energies, 9(12), 1091.  
 
This work presents a comparison of three different modulation techniques applied to 
modular multilevel converters: SPWM, SVM, and NLM, analyzing the particularities 
and implementation of each one of them. In addition, the paper presents and compares 
the digital implementation of the three modulation methods in a FPGA. The proposed 
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approaches are validated using a real processing platform and experimentally evaluated 
in a real high-power six-level MMC. 
2- Moranchel, M., Bueno, E., Sanz, I., & Rodríguez, F. J. (2017). New Approaches to 
Circulating Current Controllers for Modular Multilevel Converters. Energies, 10(1), 86. 
 
This paper focuses on the analysis and suppression of circulating currents in a MMC 
using two algorithms for tracking of harmonics, though the use of resonant controllers 
and repetitive controllers. Both controllers are analyzed and simulations results are 
presented. Moreover, the controllers have been tested and validated for a three phase 
MMC operating as an inverter, using a real MMC prototype that is controlled with a 
processing platform based on Zynq by Xilinx, and designed to control large multilevel 
converters. These results prove the feasibility of the proposed method. 
Pending publications: 
1- Sanz, I., Moranchel, M., Bueno, E., & Rodríguez, F. J., Comparison of medium voltage 
modular multilevel topologies working in power quality applications.  
 
In this publication the intention is to analyze in detail the behavior of cascaded H-bridge 
converters and modular multilevel converters working in power quality applications, 
with the aim to check if these topologies, which were initially designed for other 
purposes, are suitable for other applications. The considerations that should be taken into 
account are also studied. 
2- Sanz, I., Bueno, E., Moranchel, M., & Rodríguez, F. J., Analysis of multilevel converters 
operation using selective harmonic elimination. 
 
The aim of this publication is determining the peculiarities that should be met when 
selective harmonic elimination is implemented in multilevel topologies such as modular 
multilevel converters, or cascaded H-bridge converters. 
3- Sanz, I., Bueno, E., Moranchel, M., & Rodríguez, F. J., Comparison of multilevel 
topologies used in MV applications.  
 
In this paper it is contained a summary of all contributions presented in this Thesis about 
the different modulation methods used for the studied topologies. Also it is included a 
comparative analysis of these converters operation working with SHE in open loop, and 
the considerations that should be taken into account for the controllers tuning when this 
modulation method is employed. 
Conference publications: 
1- Sanz, I., Moranchel, M., Bueno, E. J., & Rodriguez, F. J. (2016, October). Analysis of 
medium voltage modular multilevel converters for FACTS applications. In Industrial 
Electronics Society, IECON 2016-42nd Annual Conference of the IEEE (pp. 6459-
6464). IEEE. 
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2- Sanz, I., Bueno, E. J., Moranchel, M., & Rodríguez, F. J. (2016, June). Stair-case 
selective harmonic elimination for a nine-levels cascaded H-bridge converter. In Power 
Electronics for Distributed Generation Systems (PEDG), 2016 IEEE 7th International 
Symposium on (pp. 1-4). IEEE. 
3- Sanz, I., Moranchel, M., Bueno, E. J., & Rodríguez, F. J. (2016, June). Nine-levels 
cascaded H-bridge converter prototype for FACTS applications. In Power Electronics for 
Distributed Generation Systems (PEDG), 2016 IEEE 7th International Symposium on 
(pp. 1-4). IEEE. 
4- Sanz, I., Bueno, E. J., Moranchel, M., & Rodríguez, F. J. (2015, November). Fault-
tolerant cascaded H-bridge converter for an induction motor drive. In Industrial 
Electronics Society, IECON 2015-41st Annual Conference of the IEEE (pp. 003980-
003985). IEEE. 
5- Sanz, I., Bueno, E. J., Moranchel, M., & Rodríguez, F. J. (2015, June). Analytical fault-
tolerant method for cascaded H-bridge converters. In Power Electronics for Distributed 
Generation Systems (PEDG), 2015 IEEE 6th International Symposium on (pp. 1-5). 
IEEE. 
6- Sanz, I., Bueno, E. J., Rodríguez, F. J., Moranchel, M., & Mingo, J. (2014, October). 
Selective harmonic elimination for a NPC converter using modified carrier signals. In 
Industrial Electronics Society, IECON 2014-40th Annual Conference of the IEEE (pp. 
1766-1771). IEEE. 
7- Sanz, I., Bueno, E.J., Rodríguez, F.J., & Moranchel, M. (2014, May). New Proposal of 
Switching Strategies for Loss Balancing in ANPC Converters. In Modeling and 
Simulation of Electric Machines, Converters and Systems, 2014. ELECTRIMACS 2014. 
11th International Conference (p. 481 486). IMACS. 
8- Sanz, I., Bueno, E. J., Rodriguez, F. J., Moranchel, M., & Mayor, A. (2013, November). 
Modulation and balancing methods for a NPC converter connected to the grid in a 
medium voltage application: a STATCOM system. In Industrial Electronics Society, 
IECON 2013-39th Annual Conference of the IEEE (pp. 1043-1048). IEEE. 
9- Moranchel, M., Sanz, I., Bueno, E. J., Huerta, F., & Rodriguez, F. J. (2016, October). 
Circulating current elimination in Modular Multilevel Converter with repetitive 
controllers. In Industrial Electronics Society, IECON 2016-42nd Annual Conference of 
the IEEE (pp. 6476-6481). IEEE. 
10- Moranchel, M., Bueno, E. J., Rodriguez, F. J., & Sanz, I. (2016, June). Selective 
Harmonic Elimination modulation for Medium Voltage Modular Multilevel Converter. 
In Power Electronics for Distributed Generation Systems (PEDG), 2016 IEEE 7th 
International Symposium on (pp. 1-6). IEEE. 
11- Moranchel, M., Bueno, E. J., Rodriguez, F. J., & Sanz, I. (2016, June). Circulating 
current elimination in Modular Multilevel Converter with resonant controllers. In Power 
Electronics for Distributed Generation Systems (PEDG), 2016 IEEE 7th International 
Symposium on (pp. 1-6). IEEE. 
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Chapter 2: BACKGROUND 
As it was mentioned in the first chapter, the work of this Thesis is focused on doing a 
comparative study of some multilevel converter topologies, with the aim to identify the 
benefits and drawbacks of each one. 
In the present chapter a review of the most important previous works about multilevel 
converter topologies, the principal modulation methods, and the fault-tolerant possibilities is 
done. And after that, the main contributions of this Thesis in those areas are detailed. 
2.1. Overview 
2.1.1. Multilevel topologies overview 
Multilevel converters were proposed as a solution for high-voltage, high-power 
applications such as FACTS, electric vehicles, renewable resources, or induction motor drives, 
due to they can reach high voltage and reduce the harmonic content in their output signals. 
As the term ‘multilevel’ includes all the topologies that can supply an output voltage 
signal with more than two voltage levels, it is necessary to do a tighter classification of the 
different topologies. 
Figure 2.1 shows a classification of the multilevel topologies attending to the type of 
DC supply. On one hand there are converters that work with a single DC source, and on the 
other it is the cascaded H-bridge converter that works with multiple isolated DC sources, 
which can be equal or unequal generating in this way a sub-classification. Different options 
can be found within the converters that work with a single DC source, as the modular 
multilevel converter topology that is the most recent and promising topology, the flying 
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capacitors converter, and the clamped topologies, which are sub-classified depending on the 
number of levels (the most used are the three-level that are known as neutral point clamped 
converters), and also depending on the type of clamped device used: if it is a diode the 
topology is known as Diode Neutral Point Clamped, and if it is an active device it would lead 
to an Active Neutral Point Clamped. 
Modular topologies
Multilevel power converters
Multiple isolated DC 
sources
Single DC source
Cascaded H-bridge
Modular Multilevel 
Converter
Flying CapacitorsClamped topologies
Neutral Point Clamped 
(3 levels)
Multiple Point 
Clamped (4,5,... levels)
Diode NPC Active NPC
Equal DC sources Unequal DC sources
 
Figure 2.1. Classification of multilevel power converters. 
According to that, in this Thesis a comparative study about some of these topologies is 
done, as it was observed that there is a lot of documentation of each topology analyzed 
separately, but there is a lack of studies that compare them. The chosen topologies are the 
three-level neutral point clamped topologies (NPC) in its two variants: the diode neutral point 
clamped (DNPC) converter, and the active neutral point clamped (ANPC) converter; also two 
modular topologies will be studied: the cascaded H-bridge (CHB) converter; and the modular 
multilevel converter (MMC). 
Neutral Point-Clamped topologies: DNPC and ANPC 
The 3-level Diode Neutral Point-Clamped (DNPC) converter, which was firstly 
described in [9], and it and its evolution (the Active NPC) have been widely used in many 
medium voltage applications [10], [11]. 
Both topologies are three-level, what means that each of their phases can generate three 
voltage levels: Vd /2, 0, and Vd /2, usually represented by the switching states named P, 0, and 
N. 
Figure 2.2 shows one phase of these two topologies, and in that figure it can be seen 
that both topologies are very similar: they have four active devices (S1, S2, S3, and S4) in series 
connected between the terminals of the DC supply (Vd), and two devices clamped to the 
mid-point of the DC source or also known as neutral point. The difference between these two 
topologies lies in the type of device that is clamped to the neutral point: diodes on the first 
case (D01, D02), and active devices on the second case (S5, S6). 
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Figure 2.2. Illustration of one phase of a diode neutral point-clamped converter a), and one phase 
of an active neutral point-clamped converter b). 
Cascaded H-Bridge 
The cascaded H-bridge converter was created to obtain high output voltage from some 
lower voltage sources [12]. To achieve this goal some single-phase H-bridge power cells (like 
the cell shown in Figure 2.3) per phase are connected in cascade on their AC side. Each cell is 
fed by an isolated DC voltage (E), which can be achieved by independent DC sources, or 
through a multi-pulse transformer and as many rectifiers as cells there are in the converter. In 
this way the converter looks like is shown in Figure 2.4. 
In those conditions, the output voltage of each one of the phases in the converter is 
calculated as the sum of the individual voltages of all the cells that compose a phase, having as 
a resultant voltage a signal with as many levels as twice the number of cells in a phase plus 
one (2 · Num. of cells + 1). In the same line, the maximum and minimum voltage that a phase 
can reach is as many times the voltage supply (E) as the number of H-bridges in a phase 
(± E · Num. of cells). 
Moreover, this topology has an important advantage: the modularity. This means that if 
one device fails, it only affects to its cell, and the rest of the converter is able to keep working, 
meanwhile in other topologies, such as DNPC or ANPC, a fault in a device affects the whole 
converter. 
+
vCell
-
E
S1
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S3
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Figure 2.3. Single-phase H-bridge cell. 
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Figure 2.4. Example of a Cascaded H-Bridge converter with n cells per phase. 
Modular Multilevel Converter 
Modular Multilevel Converter (MMC) is composed by some submodules connected in 
series per phase achieving a great number of voltage levels [13]. The philosophy is similar to 
the cascaded H-bridge converter, but in this case there is a single DC supply. The basic 
submodule more used is a half-bridge, like the shown in Figure 2.5. It consists of two active 
devices (Top and Bottom) that have complementary behavior, and a capacitor. The submodule 
output voltage is the bottom device voltage. 
Submodule (SM)
vSM
STop
SBottom
 
Figure 2.5. 2-Level SubModule (SM) 
In this way, each phase of the converter is composed by n submodules that are spread 
evenly in two arms: the upper and the lower. Obviously to fulfil the above condition n must be 
an even integer. 
Having n submodules per phase the number of levels that can be reached in the 
phase-to-neutral voltage is equal to n/2 + 1. Figure 2.6 shows an example of three-phase MMC 
with n submodules per phase. Following the nomenclature that appears in that figure, the 
phase-to-neutral voltage can be calculated from the expression: 
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𝑉𝑋𝑁 =
1
2⁄ [(𝑣𝑆𝑀 𝑋1 +⋯+ 𝑣𝑆𝑀 𝑋(𝑛/2)) − (𝑣𝑆𝑀 𝑋(𝑛/2+1) +⋯+ 𝑣𝑆𝑀 𝑋𝑛)] 
(being 𝑋 = 𝐴, 𝐵, 𝐶;    and 𝑛 = total number of submodules in a phase) 
(2.1)   
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Figure 2.6. Modular multilevel converter with n submodules per phase 
In this work the mentioned topologies are studied and compared one with each other, as 
they are four of the most used multilevel topologies in our days, and although there are some 
works studying these topologies separately, there is a lack of studies that relates all of them. 
2.1.2. Modulation techniques background 
The modulation method used to control a power converter is an important issue as it 
influences in the characteristics of the converter output signals. There are many modulation 
methods that can be applied to power converters, but for each topology some considerations 
should be met. 
Figure 2.7 shows a classification of the most used modulation methods for multilevel 
converters. Mainly these methods are divided in two groups: those that use carrier signals, and 
those that do not. Probably the first group is the most used for neutral point-clamped 
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topologies and also for the multilevel topologies when they do not have a very high number of 
modules. 
Those in the first group are commonly known as sinusoidal pulse-width modulation 
(SPWM), and they are based on the same principia: the comparison of a modulation reference 
signal with a set of carrier signals that usually have triangular shape [14]. The differences 
between these methods in the first group are related precisely with the carrier signals. These 
signals can be level-shifted that is the most commonly used for NPC topologies [15]-[17], or 
phase-shifted that is the best option for modular topologies [18]-[20]. Within the level-shift 
SPWM there are three options depending on how the carrier signals phases are interleaved: 
in-phase disposition (IPD), alternate phase opposite disposition (APOD), or phase opposite 
disposition (POD). 
Multilevel modulation 
methods
Without carrier 
signal
With carrier 
signal (SPWM)
Selective Harmonic 
Elimination
Space Vector 
Modulation
Level-shift 
carrier signals
Phase-shift 
carrier signals
Alternative Phase 
Opposite Disposition
In-Phase 
Disposition
Nearest-Level 
Modulation
Phase Opposite 
Disposition
 
Figure 2.7. Classification of the main modulation methods used in power multilevel converters. 
In the group of modulation techniques that do not use carrier signals are found the 
space vector modulation (SVM), the selective harmonic elimination (SHE), and the 
nearest-level modulation (NLM). 
In SVM the voltage reference is represented as a vector that moves in a hexagonal 
space composed by all the possible switching states of the converter in which this method is 
applied. So, it is a modulation technique that can be applied in all converter topologies with 
only having in consideration that as high is the number of levels of the converter, as complex 
became the modulation method. This modulation technique has been used to control neutral 
point clamped converters [21], [22], and modular converters [23]-[25]. 
Nearest level modulation (NLM) is a modulation technique with simple principia. It 
consists on apply the converter voltage level that is closest to the reference voltage in each 
period of time [26], [27]. This technique is especially interesting to use in modular converters 
when the number of modules is very high and applying other techniques would imply a very 
high complexity. 
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On the other hand, selective harmonic elimination (SHE) is a modulation technique 
based on the off-line calculation of the optimal switching angles in order to eliminate certain 
harmonics in the output voltage. This technique was described for three-level converters as the 
neutral point-clamped topologies [28],[29], and after that, it has also been adapted to 
converters with more levels [30],[31]. 
In this line, in this Thesis work several sets of solutions for the 3-level SHE problem 
have been calculated with different number of eliminated harmonics. Also it has been 
calculated a solution of SHE for nine-level converters, and another set of angles to modulate 
six-level converters. 
2.1.3. Fault-tolerant operation background 
One of the principal concerns when a converter is designed, bought, or installed in an 
industry is the probability of faults occurrence, and if there is the possibility to keep the 
operation of that converter. The existence of this possibility is known as fault-tolerant 
operation. 
In this line, the modular converters suppose an advantage over other kind of topologies 
as they allow in some cases the isolation of the faulty module or modules and the continuation 
of the operation, although it is not in the ideal conditions. 
Concerning to cascaded H-bridge converters, there are many examples in the literature 
of fault-tolerant operation for maintaining the output phase-to-phase voltages balanced. The 
most simple for their implementation are bypassing the faulty cell and also the corresponding 
cells of the same level in the other phases; or also using converters with redundant H-bridges 
or redundant branches [32], [33]. The first solution has as drawback the voltage capacity loss, 
and the second one requires of the installation of extra cells, what increases the cost. 
According to that the optimal solution is to bypass only the faulty cell or cells and act 
over the modulation in order to obtain balanced voltages. This can be done through the SVM 
using redundant states [34], [35], or modifying the voltage references of the three phases that 
is known as neutral-shift method [36], [37]. 
In this line, in this work an analytical neutral-shift method is proposed that can be 
directly implemented in simulation models, and with a few simplifications that will be 
explained, it can be also implemented in hardware control platforms. 
Regarding to the modular multilevel converter, the philosophy is a little different when 
a fault occur in a submodule. In this case, as there is a single DC supply, the voltage is 
distributed between the non-faulty submodules, but the output voltage in the phase where there 
is a faulty submodule has less number of levels, and this fact get worse the currents quality. 
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Trying to solve this issue, there are publications like [38] that suggest the use of 
redundant submodules, but as in the case of CHB, this technique increase the final cost of the 
converter. 
In this work what is done in order to minimize the THD increment in the case of faulty 
submodule is to rearrange the carrier signals in order to adapt their number to the number of 
the remaining ‘sane’ submodules in the phase. 
2.2. Summary of contributions 
As was mentioned in the first chapter, the main contribution of this work is to do an 
extensive comparative study of some of the most important multilevel topologies in our days. 
Although there was some studies about this field as [39]-[41], none of them relate the four 
chosen topologies in order to compare them. In other words, there is a lack of studies that 
compare the characteristics of traditional multilevel converters (3-levels) with the new 
modular topologies that can reach much more levels. 
Within the study of modulation techniques for those topologies, special attention will 
be paid to the selective harmonic elimination, proposing several solutions for three-levels, 
six-levels, and nine-levels converters. Specifically in the case of applying SHE to active 
neutral point-clamped converters, an alternative proposal to choose the zero states is done in 
order to distribute equally the losses between the devices in the upper and lower halves of each 
phase. 
Regarding to the operation under fault condition, an analytical neutral-shift method is 
proposed for controlling the cascaded H-bridge converter when there is a fault in a device. 
This method is designed in order to supply the maximum available balanced voltage in case of 
fault. 
The studied topologies and modulation methods will be compared and also their usual 
medium voltage applications, that will do in order to do a proposal of which converter is more 
suitable for each application. This proposal will be supported by simulations and experimental 
tests. 
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Chapter 3: NEUTRAL POINT-CLAMPED  
TOPOLOGIES: DNPC - ANPC 
This chapter is about the three-level neutral point-clamped topologies, and it explains 
the two most used variants: diode neutral point-clamped and active neutral point-clamped. 
Both topologies are very similar in terms of its control and the applications in which they are 
used, the main different between them is that, as the active NPC has active devices clamped to 
the neutral point instead of diodes the current path can be chosen, and also the DC bus can 
manage higher voltages, as the active devices are able to handle higher voltages than diodes. 
Another advantage of the ANPC over the DNPC is that the neutral point voltage is assured to 
be half the DC bus, as one of the clamped devices is always activated during the zero states. 
Moreover, the unequal power losses among the switching devices in the DNPC that causes 
uneven distribution of the semiconductor-junction temperature, is solved using the ANPC, as 
this topology can control the power loss distribution through the active clamped devices. 
In the following subsections these two topologies are described, and also the most used 
modulation methods to control them. 
3.1. Topologies description 
As it was mentioned in the previous chapter the neutral point-clamped converters 
employ clamping devices and also two series DC capacitors to generate AC voltage 
waveforms with three levels. If the clamping devices are diodes we talk about diode neutral 
point-clamped (DNPC) converter, and if there are active devices clamped to the neutral point, 
it is an active neutral point-clamped (ANPC) converter. The following subsections show the 
main differences between these topologies. 
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3.1.1. Diode NPC 
The 3-level Diode Neutral Point Clamped (DNPC) converter that was firstly described 
in [9], is a three-phase three-level power converter composed by four switching devices and 
two clamped diodes in each branch as it is shown in Figure 3.1. In this case the switching 
devices used in the DNPC converter are IGBT’s with their corresponding free-wheeling 
diodes: S1  D1, S2  D2, S3  D3, and S4  D4. 
The output phase-to-neutral voltage of a converter branch depends on the state  
(On-Off) of its switching devices. For the DNPC converter there are three different switching 
states known as P, 0, and N. These states are shown in Table 3.1. According to that, the output 
voltage in each converter phase can have three different levels: Vd /2, 0, and Vd /2. Note that, 
in NPC topologies, the phase-to-neutral voltage of each phase (vx0) is measured between the 
output of the phase (x = A, B, or C) and the neutral point of the DC bus. 
Table 3.1. Switching states for a phase of the DNPC converter (being x = A, B, or C). 
Switching state Sx1 Sx2 Sx3 Sx4 Phase voltage (𝒗𝒙𝟎) 
P On (1) On (1) Off (0) Off (0) 𝑉𝑑 2⁄  
0 Off (0) On (1) On (1) Off (0) 0 
N Off (0) Off (0) On (1) On (1) −𝑉𝑑 2⁄  
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Figure 3.1. Diode Neutral Point Clamped converter with IGBT’s. 
3.1.2. Active NPC 
The 3-level Active Neutral Point Clamped (ANPC) converter is an evolution of the 
diode neutral point clamped (DNPC) converter: ANPC (Figure 3.2) converters have active 
clamped devices to the neutral point instead of diodes (S5  D5 and S6  D6). 
So, a 3-level ANPC converter is composed by six switching devices (IGBT’s in this 
case) in each branch and their respective antiparallel diodes. 
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Due to the existence of active devices clamped to the neutral point, in the ANPC 
converters there are four different switching states to achieve the zero level in the output 
voltage. Therefore in this type of converters there are a total of six different switching states: 
V1 that represents Vd /2 voltage level; V2, V3, V4 and V5 that are the zero states; and V6 that 
represents the Vd /2 voltage level. Table 3.2 summarizes these states and the devices that are 
On or Off (‘1’ or ‘0’) in each of them. 
Table 3.2. Switching states for a phase of the active NPC converter (being x = A, B, or C). 
Switching state Sx1 Sx2 Sx3 Sx4 Sx5 Sx6 Phase voltage (𝒗𝒙𝟎) 
V1 On (1) On (1) Off (0) Off (0) Off (0) On (1) 𝑉𝑑 2⁄  
V2 Off (0) On (1) Off (0) Off (0) On (1) Off (0) 0 
V3 Off (0) On (1) Off (0) On (1) On (1) Off (0) 0 
V4 On (1) Off (0) On (1) Off (0) Off (0) On (1) 0 
V5 Off (0) Off (0) On (1) Off (0) Off (0) On (1) 0 
V6 Off (0) Off (0) On (1) On (1) On (1) Off (0) −𝑉𝑑 2⁄  
 
Vd
A
B
C
P
N
iA
iB
iC
S1
S3
S4
Cd1
S2
D1
D3
D4
D2
Cd2
0 i0
S6
S5
D6
D5
 
Figure 3.2. Active Neutral Point Clamped converter with IGBT’s. 
Depending on the sign of the output current the devices that conduce in each state are 
the IGBT’s or the diodes. In Table 3.3 appear the conducting devices in each case. 
Table 3.3. Conducting devices in each switching state 
Switching state 
Conducting devices 
Ix > 0 Ix < 0 
V1 S1, S2 D1, D2 
V2 S2, D5 D2, S5 
V3 S2, D5 D2, S5 
V4 D3, S6 S3, D6 
V5 D3, S6 S3, D6 
V6 D3, D4 S3, S4 
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Moreover, the typical phase-to-neutral output voltage of a 3-level converter is as the 
shown in Figure 3.3. So, in the normal operation of the ANPC converter there are 
commutations between the Vd /2 voltage level and the zero level, and between the Vd /2 
voltage level and the zero level, that is the same as saying commutations between the states V1 
or V6 and the zero states. These commutations between V1, V6 and the zero states, and the 
devices involved in them can be seen in Table 3.4. 
Vd / 2
vout
-Vd / 2
ωt 
2π π 
 
Figure 3.3. Typical phase-to-neutral output voltage in a 3-level converter. 
As it is shown in Table 3.4, all commutations take place between one IGBT and one 
diode. Although more than two devices turn off, or on, only one active switch and one diode 
suffer significant switching losses. So, these commutations to, or from the zero states 
determine the distribution of the power losses among the converter devices. Hence the 
importance to choose the appropriate zero states in the switching strategies. 
Table 3.4. Devices involved in the commutations between the different states of the ANPC 
converter. 
 Ix > 0 
S1 D1 S2 D2 S3 D3 S4 D4 S5 D5 S6 D6 
V1 ↔ V2 √         √   
V1 ↔ V3 √         √   
V1 ↔ V4   √   √       
V1 ↔ V5 √     √       
V6 ↔ V2   √     √     
V6 ↔ V3   √   √       
V6 ↔ V4        √   √  
V6 ↔ V5        √   √  
 Ix < 0 
S1 D1 S2 D2 S3 D3 S4 D4 S5 D5 S6 D6 
V1 ↔ V2  √       √    
V1 ↔ V3  √       √    
V1 ↔ V4    √ √        
V1 ↔ V5  √   √        
V6 ↔ V2    √   √      
V6 ↔ V3    √ √        
V6 ↔ V4       √     √ 
V6 ↔ V5       √     √ 
 
So, the main difference between both topologies is the path that the current follows 
during the zero state: in case of DNPC the current path will be fixed by the own topology, and 
in ANPC the path can be chosen through modulation. In Figure 3.4 and Figure 3.5 one branch 
of each converter has been reproduced in order to illustrate the possible current paths. 
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Figure 3.4. Current path in DNPC converter during zero state: when the output current is 
positive a), and when it is negative b). 
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Figure 3.5. Current path in ANPC converter during zero state: when states V2 or V3 are applied and 
the output current is positive a), when those states are selected and the current is 
negative b), when V4 or V5 are applied with positive current c), and negative current d). 
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So, as it was mentioned, the zero states in the ANPC converter should be chosen 
carefully in order to avoid extra commutations and to distribute the losses equally among all 
the devices. In this line, the author proposed a new switching strategy in order to balance the 
ANPC switching losses [42] that will be explained in the following subsection. 
3.2. Modulation methods 
As both topologies are modulated in similar way, in this section the following methods 
used with both NPC converters will be explained in a general way: 
- sinusoidal pulse-width modulation (SPWM) 
- space vector modulation (SVM) 
- selective harmonic elimination (SHE) 
The only difference between both converters modulation is the zero state selection 
process for the ANPC that will be explained at the end of this subsection. 
3.2.1. Sinusoidal Pulse-Width Modulation for NPC converters 
Sinusoidal pulse-width modulation (SPWM) is probably the most used modulation 
scheme due to its simplicity and the ease of implementation. This modulation scheme is based 
in the comparison between three sinusoidal signals called modulation signals, with triangular 
signals with higher frequency than the previous ones that are known as carrier signals. 
In the case of SPWM applied in three-phase NPC converter, there are three modulation 
signals (one per phase) shifted 120 degrees one from each other, and the most common is 
using two carrier signals level shifted that are compared with the modulation ones. The firing 
signals for the converter devices are obtained as follows: 
𝑣𝑆1𝑋 = 𝑣𝑆3𝑋̅̅ ̅̅ ̅̅ = {
1   𝑖𝑓  𝑣𝑚𝑋 > 𝑣𝑐𝑟1 
0         𝑒𝑙𝑠𝑒               
 
𝑣𝑆2𝑋 = 𝑣𝑆4𝑋̅̅ ̅̅ ̅̅ = {
1   𝑖𝑓  𝑣𝑚𝑋 > 𝑣𝑐𝑟2 
0         𝑒𝑙𝑠𝑒              
 
(being 𝑋 = 𝐴, 𝐵, 𝐶) 
(3.1)   
where S1X, S2X, S3X, and S4X, are the devices in phase X, vmX is the modulation signal for phase 
X, and vcr1 and vcr2 are the carrier signals for all phases. The firing signals generation process 
defined in (3.1) is represented in Figure 3.6 for phase A, and is similar for phases B and C. 
In order to relate the modulation signal and the carrier signals amplitudes, the 
amplitude modulation index is defined (ma). This variable is generally calculated as the 
quotient between the modulation signal amplitude divided by the carrier signal amplitude. This 
is in general terms, but in this case, as there are two carrier signals with half of the amplitude, 
ma is calculated as the relation between the modulation signal amplitude and twice the 
amplitude of one carrier signal. 
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A generic triangular signal (vtri) can be mathematically expressed as the arccosine of a 
cosine function with a specific frequency [45]: 
𝑣𝑡𝑟𝑖(𝑡) = 𝑣𝑜𝑟𝑖𝑔𝑖𝑛 + 𝑣𝑎𝑚𝑝 {1 −
2
𝜋
acos[− cos(𝑚𝑓𝜔𝑡 + 𝜑)]}  (3.2)   
where vorigin and vamp are the signal origin and amplitude, respectively; mf is the frequency 
modulation index defined as the relationship between the carrier signal and the modulation 
signal frequencies, ω is the fundamental pulsation, and φ is the angle shift between the 
modulation signal and the carrier signal. Equation (3.2) has been used to formulate the carrier 
signals in all the theoretical analysis of this Thesis. 
vS1A
vS2A
vA0
Vd / 2
-Vd / 2
vS3A
vS4A
vcr1
vcr2
vmA vmB vmC1
-1
 
Figure 3.6. Example of Sinusoidal PWM for a DNPC (mf = 15, ma = 0.85). 
Knowing that, the reader may see that in the example shown in Figure 3.6 the carrier 
signals, vcr1 and vcr2, have amplitude of 1/2, their origins are 1/2 and -1/2 respectively, and its 
frequency is fifteen times higher than for the modulation signal. In Figure 3.6 both carrier 
signals have the same phase-shift (/2 radians in this case) respect to the modulation signal, 
what is known as “in-phase disposition” (IPD), but they could have also different shift, in 
those cases one carrier is opposite to the other one, so this situation is known as “phase 
opposite disposition” (POD). The comparison between these two cases appears in Figure 3.7. 
Both dispositions can be used for NPC converters with similar results. For example, 
Figure 3.8 shows the harmonic content of phase-to-neutral voltage of phase A when IPD and 
POD dispositions are used. As it can be seen, in both cases the main harmonic band appears 
around mf, and a second lower band appears around 2mf. But seeing the harmonics disposition 
in detail some differences can be appreciated. In order to illustrate better those differences, in 
Figure 3.9 the harmonics belonging to the first and second bands have been represented versus 
de amplitude modulation index. It can be seen in Figure 3.9 that when the in-phase disposition 
is used, the first band is composed by odd harmonics and in the case of POD by even 
harmonics. The second band is integrated by odd harmonics in both cases. 
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Figure 3.7. Example of carrier signals “in-phase disposition” - IPD a); and in “phase opposite 
disposition” - POD b). Both for mf = 15 and ma = 0.85. 
The difference between the carrier dispositions may be seen also in the resultant 
voltage wave vA0 in Figure 3.7.a) and b): in the first case the signal has both quarter-wave 
symmetry and half-wave symmetry; meanwhile in the second case it has not any of them. 
Those little differences do not affect to the total harmonic distortion and the weight total 
harmonic distortion, as it can be seen in Figure 3.10. 
 
Figure 3.8. Harmonic content of phase-to-neutral voltage for an amplitude modulation index of 0.75 
and mf = 15 when IPD carrier signals are used a); and for POD signals b). 
Turning to Figure 3.6, the reader can observe that the carrier signals have a phase-shift 
of /2 radians with respect to the modulation signal, but they may not have any phase-shift. 
These two situations are illustrated in Figure 3.11. 
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Figure 3.9. Harmonic content of the phase-to-neutral signal, vA0, vs. ma when IPD carrier signals 
are used a); and using POD signals b). 
  
Figure 3.10. THD and WTHD of the phase-to-neutral voltage, vA0, vs. ma when IPD carrier signals 
are used a); and using POD signals b). 
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Figure 3.11. Example of carrier signals with phase-shift of /2 radians a); and without 
phase-shift b). Both for mf = 15 and ma = 0.85. 
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As in the previous comparison of Figure 3.7, the two sets of carrier signals that appear 
in Figure 3.11 can be used with similar results, but little differences can be appreciated: in 
Figure 3.11.a) the resultant phase-to-neutral signal has quarter-wave symmetry, while the 
signal in Figure 3.11.b) is half-wave symmetry. Also the harmonic disposition in the second 
band is different (see Figure 3.12): when a phase shift of /2 radians is used in the second 
band only odd harmonics appear; and if no phase shift is applied to the carrier signals the 
second band is composed by even harmonics. As happened in the previous comparison, these 
little differences do not affect to the total harmonic distortion (Figure 3.13). 
 
Figure 3.12. Harmonic content of the phase-to-neutral signal, vA0, vs. ma when carrier signals has 
φ = /2 a); and when carrier signals has φ = 0 b). 
 
Figure 3.13. THD and WTHD of the phase-to-neutral voltage, vA0, vs. ma when carrier signals has 
φ =  /2 a); and when carrier signals has φ = 0 b). 
In this work the chosen disposition for the carrier signals is the shown in Figure 3.7.a): 
in-phase disposition and φ = /2, because it generates phase-to-neutral voltages with 
quarter-wave symmetry. 
The reader should note that a similar analysis could be done for the phase-to-phase 
voltages, being the differences similar but less appreciable. In the case of the phase-to-phase 
voltages, the first band of harmonics will appear around 2mf. 
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3.2.2. Space Vector Modulation for NPC converters 
Space Vector Modulation (SVM) is a very well-known modulation method used to 
control power converters. In the case of use this method in a three-phase three-level converter 
the possible switching states are a total of 27 (3
3
). The 27 switching states are represented by 
19 voltage vectors, what means that some of the states are redundant, or what is the same to 
say that some states correspond to the same voltage vector. Table 3.5 summarizes the 
relationship between the switching states and the voltage vectors in a NPC converter, where 
‘P’, ‘O’, and ‘N’ represent respectively the voltage levels Vd /2, 0, and –Vd /2. 
Table 3.5. Switching states related to their corresponding voltage vectors for a neutral 
point-clamped converter. 
Space Vector Switching State Vector Group Module 
?⃗? 0 [PPP], [OOO], [NNN] Zero Vector 0 
 Type P Type N 
Short Vectors 
1
3
𝑉𝑑 
?⃗? 1 [POO] [ONN] 
?⃗? 2 [PPO] [OON] 
?⃗? 3 [OPO] [NON] 
?⃗? 4 [OPP] [NOO] 
?⃗? 5 [OOP] [NNO] 
?⃗? 6 [POP] [ONO] 
?⃗? 7 [PON] 
Medium Vectors 
√3
3
𝑉𝑑 
?⃗? 8 [OPN] 
?⃗? 9 [NPO] 
?⃗? 10 [NOP] 
?⃗? 11 [ONP] 
?⃗? 12 [PNO] 
?⃗? 13 [PNN] 
Large Vectors 
2
3
𝑉𝑑 
?⃗? 14 [PPN] 
?⃗? 15 [NPN] 
?⃗? 16 [NPP] 
?⃗? 17 [NNP] 
?⃗? 18 [PNP] 
 
Figure 3.14 represents the switching states and the voltage vectors that describe the 
SVM for a three-level converter. As it can be seen in Figure 3.14 and Table 3.5, attending to 
their module, the voltage vectors can be classified into four groups: 
- Zero vector (?⃗? 0). It represents the three switching states in which the output 
voltage is zero ([PPP], [OOO], and [NNN]). The module of ?⃗? 0 is zero. 
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- Short vectors (?⃗? 1 to ?⃗? 6). Their module is 𝑉𝑑 3⁄ . Each one of these vectors 
represents two switching states, one containing [P] and other containing [N]. For 
this reason they are classified as type P or type N. 
- Medium vectors (?⃗? 7 to ?⃗? 12). These vectors represent the states in which each one 
of the three phases in the converter has a different voltage level. The module of this 
vectors is √3𝑉𝑑 3⁄ . 
- Large vectors (?⃗? 13 to ?⃗? 18). Their module is 2𝑉𝑑 3⁄ , and they represent switching 
states in which none of the phases are connected to the neutral point (O). 
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Figure 3.14. Switching states representation a), and voltage vectors b), in the space vector 
modulation for a three-level converter. 
As shown in Figure 3.14, the space vectors divide the modulation hexagon in 24 
triangles. Each one of those triangles is enclosed by the three voltage vectors that define its 
vertices. In this way, any voltage vector in the modulation hexagon can be expressed as a 
lineal combination of the three vectors that define the triangle where it lies. So, if a reference 
voltage vector lies in a triangle where the vertices are represented by ?⃗? 𝑎, ?⃗? 𝑏, and ?⃗? 𝑐, the 
following statement is fulfilled: 
?⃗? 𝑎𝑇𝑎 + ?⃗? 𝑏𝑇𝑏 + ?⃗? 𝑐𝑇𝑐 = ?⃗? 𝑟𝑒𝑓𝑇𝑠  
𝑇𝑎 + 𝑇𝑏 + 𝑇𝑐 = 𝑇𝑠 
(3.3)   
Where Ts is the sampling period, and Ta, Tb, and Tc are the dwell times of vectors ?⃗? 𝑎, ?⃗? 𝑏, and 
?⃗? 𝑐 respectively. 
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Once the dwell times are calculated, the switching states represented by the 
corresponding vectors are applied during these periods respectively. When a vector represents 
redundant switching states, this operation should be done choosing with care the states in order 
to not introduce extra switching transitions when the reference vector moves from one triangle 
to another. 
3.2.3. Selective Harmonic Elimination for NPC converters 
Selective Harmonic Elimination was proposed in [28] for two and three levels 
inverters. This method consists on calculate “off-line” the angles in which switching events 
occur in order to eliminate a chosen number of harmonics near the fundamental one. These 
angles are used then to generate the switching events for the converter. 
The shape of a generic three-level signal with quarter-wave symmetry is shown in 
Figure 3.15, where θ1, θ2, …, θN represent the angles in which switching events occur during a 
quarter of a period. So, in a period there are a total of 4N commutations in the signal.  
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Figure 3.15. Generic three-levels wave with quarter-wave symmetry. 
The angles’ calculation is done using the Fourier series in order to decompose the 
three-level signal: 
𝑣𝑜𝑢𝑡(𝜔𝑡) = ∑[𝑎𝑛 ∙ sin(𝑛 ∙ 𝜔𝑡) + 𝑏𝑛 ∙ cos(𝑛 ∙ 𝜔𝑡)]
∞
𝑛=1
 (3.4)   
where 
{
  
 
  
 
𝑎𝑛 =
1
𝜋
∫ 𝑣𝑜𝑢𝑡(𝜔𝑡) ∙ sin(𝑛 ∙ 𝜔𝑡) ∙ 𝑑(𝜔𝑡)
2𝜋
0
𝑏𝑛 =
1
𝜋
∫ 𝑣𝑜𝑢𝑡(𝜔𝑡) ∙ cos(𝑛 ∙ 𝜔𝑡) ∙ 𝑑(𝜔𝑡)
2𝜋
0
 (3.5)   
Assuming the quarter-wave symmetry, it is deduced: 
- an = 0 for even harmonics (even n). 
- bn = 0 for odd and even harmonics (odd and even n). 
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As it can be observed, the symmetry (half-wave and quarter-wave) produces the even 
harmonics cancellation, so these harmonics have not been taken into account in the following 
process. 
If the equation of an (3.5) is developed in the intervals between the switching events in 
the first quarter of the output signal, it is obtained for an odd number of events (odd N): 
𝑎𝑛 =
4𝑉𝑑𝑐
𝜋
[∫ sin(𝑛 ∙ 𝜔𝑡) ∙ 𝑑(𝜔𝑡)
𝜃2
𝜃1
+⋯+ ∫ sin(𝑛 ∙ 𝜔𝑡) ∙ 𝑑(𝜔𝑡)
𝜋 2⁄
𝜃𝑁
]
=  
4
𝑛𝜋
∑(−1)𝑘+1 ∙ cos(𝑛𝜃𝑘)
𝑁
𝑘=1
 
(3.6)   
And for an even number of switching events in the first quarter, it is obtained: 
𝑎𝑛 =
4𝑉𝑑𝑐
𝜋
[∫ sin(𝑛 ∙ 𝜔𝑡) ∙ 𝑑(𝜔𝑡)
𝜃2
𝜃1
+⋯+ ∫ sin(𝑛 ∙ 𝜔𝑡) ∙ 𝑑(𝜔𝑡)
𝜃𝑁
𝜃𝑁−1
]
=  
4
𝑛𝜋
∑(−1)𝑘+1 ∙ cos(𝑛𝜃𝑘)
𝑁
𝑘=1
 
(3.7)   
From (3.6) and (3.7) it can be deduced that for any N: 
𝑎𝑛 =
4
𝑛𝜋
∑(−1)𝑘+1 ∙ cos(𝑛𝜃𝑘)
𝑁
𝑘=1
 (3.8)   
In this way, the amplitude of any harmonic, hn, of the output signal can be expressed as 
a function of the N switching angles: 
ℎ𝑛 =
4
𝑛𝜋
[cos(𝑛𝜃1) − cos(𝑛𝜃2) + ⋯+ (−1)
𝑁+1 ∙ cos(𝑛𝜃𝑁)] (3.9)   
Expressing the firsts N harmonics equations using the same procedure: 
{
 
 
 
 
 
 𝑓1(𝜃) = cos(𝜃1) − cos(𝜃2) + ⋯+ (−1)
𝑁+1 ∙ cos(𝜃𝑁) =
𝜋ℎ1
4𝑉𝑑𝑐
=
𝜋
4
𝑚
𝑓2(𝜃) = cos(3𝜃1) − cos(3𝜃2) + ⋯+ (−1)
𝑁+1 ∙ cos(3𝜃𝑁) =
3𝜋
4𝑉𝑑𝑐
ℎ3
⋮
𝑓𝑁(𝜃) = cos((2𝑁 − 1)𝜃1) − ⋯+ (−1)
𝑁+1 ∙ cos((2𝑁 − 1)𝜃𝑁) =
(2𝑁 − 1)𝜋
4𝑉𝑑𝑐
ℎ2𝑁−1
 (3.10)   
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Using the set of equations (3.10) it is possible to eliminate the N-1 harmonics following 
the fundamental one, and to control the amplitude of first harmonic. This goal is achieved by 
setting to 0 the N-1 last equations and giving to the modulation index, m, a desired value: 
{
 
 
 
 𝑓1(𝜃) = cos(𝜃1) − cos(𝜃2) + ⋯+ (−1)
𝑁+1 ∙ cos(𝜃𝑁) =
𝜋
4
𝑚
𝑓2(𝜃) = cos(3𝜃1) − cos(3𝜃2) + ⋯+ (−1)
𝑁+1 ∙ cos(3𝜃𝑁) = 0
⋮
𝑓𝑁(𝜃) = cos((2𝑁 − 1)𝜃1) − cos((2𝑁 − 1)𝜃2)⋯+ (−1)
𝑁+1 ∙ cos((2𝑁 − 1)𝜃𝑁) = 0
 (3.11)   
If the SHE is applied to a three-phase system, the triple harmonics are cancelled, so it is 
not necessary to calculate these harmonics. In such case the set of equations does not contain 
equations of any triple harmonic, and the last harmonic eliminated is 3N-1 if N is an even 
number, and 3N-2 if N is odd: 
{
 
 
 
 𝑓1(𝜃) = cos(𝜃1) − cos(𝜃2) + ⋯+ (−1)
𝑁+1 ∙ cos(𝜃𝑁) =
𝜋
4
𝑚
𝑓2(𝜃) = cos(5𝜃1) − cos(5𝜃2) + ⋯+ (−1)
𝑁+1 ∙ cos(5𝜃𝑁) = 0
𝑓3(𝜃) = cos(7𝜃1) − cos(7𝜃2) + ⋯+ (−1)
𝑁+1 ∙ cos(7𝜃𝑁) = 0
⋮
𝑓𝑁(𝜃) = cos(𝑋𝜃1) − cos(𝑋𝜃2)⋯+ (−1)
𝑁+1 ∙ cos(𝑋𝜃𝑁) = 0
 
𝑋 = {
3𝑁 − 1          𝑓𝑜𝑟 𝑁 𝑒𝑣𝑒𝑛
3𝑁 − 2          𝑓𝑜𝑟 𝑁 𝑜𝑑𝑑 
 
(3.12)   
Solving the equations system (3.12) with the desired value for m the first harmonic is 
controlled, and the following N-1 odd, non-triple harmonics are eliminated. The problem is 
that equations in (3.12) are non-linear and transcendental, what means that they cannot be 
solved through conventional methods. Usually to solve those equations approximation 
methods are used, like Newton-Raphson [28], genetic algorithms [43], etc. Also the resultant 
theory can be used [44] for this aim. 
Figure 3.16 shows the angles sets obtained with the Newton-Raphson method for a 
three-phase three-level converter, with different number of events in a switching period: N 
from 3 to 11 angles. And in Figure 3.17 the phase-to-phase output harmonic content obtained 
with the different sets of angles has been represented. As the reader can see, for the same 
modulation index (in this case m = 0.8) the first harmonic that appears depends on the number 
of pulses contained in the used set (N). 
As the number of calculated angles in the set determines the number of pulses in the 
output voltage (see Figure 3.15), this point has influence in the devices switching frequency. 
Table 3.6 summarizes the equivalence between the switching frequency with SHE and 
SPWM, and also relates the situation of the first harmonic following the fundamental that 
appears in the output phase-to-phase voltage. Note that for this comparison the fundamental 
frequency is taken as 50 Hz, and that in the case of ANPC converter the switching frequencies 
appeared in the table are valid for the active devices from S1 to S4, as the commutation of S5 
and S6 depends on the zero state selection process. 
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Table 3.6. Equivalence between switching frequency in SHE and the SPWM modulation. 
SHE SPWM 
N Equivalent frequency First harmonic mf Switching frequency First harmonic 
3 300 Hz 11th 7 350 14th (around) 
4 400 Hz 13th 9 450 18th (around) 
5 500 Hz 17th 11 550 22nd (around) 
6 600 Hz 19th 13 650 26th (around) 
7 700 Hz 23rd 15 750 30th (around) 
8 800 Hz 25th 17 850 34th (around) 
9 900 Hz 29th 19 950 38th (around) 
10 1000 Hz 31st 21 1050 42nd (around) 
11 1100 Hz 35th 23 1150 46th (around) 
 
 
Figure 3.16. Switching angles vs. amplitude modulation index (m) for a three-phase three-level 
converter when N comes from 3 to 11. 
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Figure 3.17. Phase-to-phase output harmonic content when the different sets of angles are used for 
the same modulation index (m = 0.8). 
The implementation of selective harmonic elimination is very interesting for its 
applications in medium voltage converters working with very high power where the switching 
frequency should be very low. Moreover, combining this technique with high order grid filters 
that include a notch-type branch (like LLCL) gives the optimal solution to optimize the 
harmonic content of the currents that are supplied to the grid in this kind of applications. 
3.2.3.1. Carrier-based selective harmonic elimination  
Within the selective harmonic elimination technique there is a variant that consist on 
approximating a carrier-based scheme to the selective harmonic elimination. This 
approximation to a carrier-based scheme is interesting since a carrier-based modulation is 
easier to be included in closed loop applications than the traditional SHE. This technique was 
proposed in [45] for two-levels converters and it introduces a modification on the carrier 
signal equation (eq. (3.2)) in order to change the moment of the switching events and hence to 
achieve an output signal similar to that obtained with SHE method. 
According to the previous, the carrier signals now are formulated generically as 
𝑣𝑡𝑟𝑖(𝑡) = 𝑣𝑜𝑟𝑖𝑔𝑖𝑛 + 𝑣𝑎𝑚𝑝 {1 −
2
𝜋
acos[− cos(𝑚𝑓𝜔𝑡 + 𝛽(𝑡) + 𝜑)]}  (3.13)   
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where vorigin and vtri are the signal origin and amplitude, respectively; mf is the 
frequency modulation index, ω is the fundamental pulsation, φ is the angle shift between the 
modulation signal and the carrier signal, and β(t) is the modification function that allows the 
approximation between the carrier-based scheme and the SHE scheme. 
The author of [45] uses for the carrier-based SHE scheme for two-level converter a 
modification function, β(t), that depends on the fundamental frequency, the amplitude 
modulation index, and on a Bessel function of first kind. 
However, in this work for adapting the carrier-based scheme to the SHE modulation, 
β(t) has been calculated directly in order to create the two needed carrier signals for the NPC 
converters modulation, in such way that the output voltage is similar to that obtained with the 
SHE scheme. Specifically in this work it has been calculated a β(t) to do the approximation to 
selective harmonic elimination with a set of seven angles (see the central plot in Figure 3.16). 
The direct calculation of this function is shown in Figure 3.18. Obviously the modification has 
only been calculated for a quarter of period, as the quarter-wave symmetry is respected also in 
this case. 
 
Figure 3.18. Direct calculation of the modification function, β(t), that is used to approximate the SHE 
scheme with carrier based modulation. 
Figure 3.19 shows the resultant carrier signals after applying the modification function 
to the carrier signals equations. This figure contains four different examples for diverse 
modulation indexes. The figure also shows the output phase-to-neutral voltage (p.u.) obtained 
with this scheme, and it is compared with the same voltage generated with the SHE scheme. 
As the reader can see both signals in all cases are very similar, what means that with a carrier 
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based scheme is possible to obtain a harmonics spectrum that is similar to that obtained with 
the traditional scheme of selective harmonic elimination. 
 
Figure 3.19. Examples of modified carrier signals calculated with the modification function for 
different modulation indexes, and phase-to-neutral signal (va0) obtained in each case. 
3.2.4. Zero states switching selection 
As was mentioned previously in this chapter, the selection of the zero state for the 
active neutral point-clamped converter is an important issue because it determines the current 
paths and hence, the switching and conduction losses. 
There are many examples of techniques to choose the appropriate zero state [46]-[49]. 
Usually these techniques are independent from the used modulation method. Other times they 
depend on the modulation used, as is the case of [50] or [42], which are specific methods to 
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balancing the losses through the correct selection of the zero state when the SHE modulation is 
used. Specifically, in [42] is proposed an alternative method to improve the losses obtained 
with the method described in [50]. Both publications work with a set of seven angles (N = 7), 
[50] proposes the switching pattern shown in Figure 3.20. As it can be seen in that figure, in 
the interval 0-θ1 is applied state V5, in interval θ1-θ2 is applied state V1, and so on. 
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Figure 3.20. Switching strategy proposed in [50] for SHE modulation (N = 7). 
From Figure 3.20, Table 3.3, and Table 3.4, the theoretical ANPC losses (p.u.) in a 
branch are calculated and summarized in Table 3.7. This table shows the losses in each pair 
IGBT-diode because both devices are usually in the same package. The conduction losses are 
expressed in the table as a function of the switching angles, and in Figure 3.21 they are also 
calculated theoretically for different modulation indexes. 
Table 3.7. Per unit ANPC losses using switching strategy proposed in [50]. 
 
Switching Losses 
Conduction Losses 
(As a function of θ1 to θ7) 
S1  D1 11   2θ1 + 2θ2  2θ3 + 2θ4  2θ5 + 2θ6  2θ7 
S2  D2 11   2θ1  2θ2 + 2θ3  2θ4 + 2θ5 + 2θ6  2θ7 
S3  D3 10  + 2θ1 + 2θ2  2θ3 + 2θ4  2θ5  2θ6 + 2θ7 
S4  D4 10   2θ1 + 2θ2  2θ3 + 2θ4  2θ5 + 2θ6  2θ7 
S5  D5 8  4θ2 + 4θ3  4θ4 + 4θ5 
S6  D6 6 4θ1  4θ6 + 4θ7 
 
 
Figure 3.21. Theoretical conduction losses for the ANPC converter for different modulation indexes 
using switching pattern from [50]. 
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From Figure 3.21 and Table 3.7 it can be seen that neither the switching nor the 
conduction losses are distributed homogeneously between all the devices in a branch whatever 
be the modulation index. This fact was expected since there are devices that lead the current in 
the V1 or V6 states, and also in some zero states. For example, it was expected that the 
conduction losses in the inner devices (i.e. the pair S-D2) were higher than in the outer (i.e. the 
pair S-D1), and this happens, but also it was expected that the conduction losses in both inner 
devices (S-D2 and S-D3) were almost equal, and this is not true. The losses are neither similar 
between the NPC devices (S-D5 and S-D6). 
Seeing the ANPC configuration (Figure 3.2) and the devices experiment losses in each 
switching state (Table 3.3), it was expected that the losses was distributed almost equally 
between the pairs: S-D1 and S-D4, S-D2 and S-D3, and S-D5 and S-D6, so in [42] a new 
switching strategy is proposed and analyzed, which can be seen in Figure 3.22. 
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Figure 3.22. Switching strategy proposed in [42] for SHE modulation (N = 7). 
Doing the same analysis than in the previous case, per unit losses are obtained and 
summarized in Table 3.8 and Figure 3.23. As it can be seen the calculated losses for the 
different modulation indexes are always distributed equally between the pairs: S-D1 and S-D4, 
S-D2 and S-D3, and S-D5 and S-D6, what is desirable in order to share the losses between the 
upper and the lower parts of each branch of the converter. 
Note that, the theoretical analysis of the converter losses summarized in Table 3.7 and 
Table 3.8 have been made in an ANPC model, so they don’t have into account the converter 
layout, neither the bus bars impedance. In an analysis for a real converter these parameters 
must be taken into account. 
Table 3.8. Per unit ANPC losses using switching strategy proposed in [42]. 
 
Switching Losses 
Conduction Losses 
(As a function of θ1 to θ7) 
S1  D1 11   2θ1 + 2θ2  2θ3 + 2θ4  2θ5 + 2θ6  2θ7 
S2  D2 10  
S3  D3 10  
S4  D4 11   2θ1 + 2θ2  2θ3 + 2θ4  2θ5 + 2θ6  2θ7 
S5  D5 7 2θ1  2θ2 + 2θ3  2θ4 + 2θ5  2θ6 + 2θ7 
S6  D6 7 2θ1  2θ2 + 2θ3  2θ4 + 2θ5  2θ6 + 2θ7 
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Figure 3.23. Theoretical conduction losses for the ANPC converter for different modulation indexes 
using switching pattern from [42]. 
3.3. Applications for NPC converters 
In this section some typical applications for the neutral point-clamped topologies will 
be explained, including some examples of renewable energies connection, power quality 
applications (or commonly known as FACTS), and induction motor drives. 
3.3.1. Distributed power generation 
The renewable energies connection is an important subject nowadays because of the 
increase of this kind of energy resources. The neutral point-clamped topologies are very used 
for such purposes, but not always with the same configuration, what means that depending on 
the renewable resource the converter is connected in a different way. 
For example, for the connection of photovoltaic solar panels to the grid it is very usual 
to use a NPC converter working as an inverter, as the photovoltaic panels generate DC power 
and the connection is done with an AC grid. This example is illustrated in Figure 3.24, and has 
been documented in many publications as [51]-[55]. 
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Figure 3.24. Example of PV panels connection with a distribution grid through a DNPC converter. 
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Another example of the integration of generated power coming from renewable 
resources with NPC converters is the connection of wind turbines. This connection can be 
done for both on-shore and off-shore wind turbines, and is usually done through a 
back-to-back configuration as is shown in Figure 3.25. There are many publications that 
describe this application of NPC converters: [56]-[59]. 
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Figure 3.25. Example of wind turbine connection though DNPC converter with back-to-back 
configuration. 
3.3.2. Power quality applications 
The neutral point-clamped converters are also very used in power quality applications 
with the aim to improve de power quality. The grid-connected applications using NPC 
converters are diverse, such as active filters [60]-[61], Dynamic Voltage Restorers (DVR) 
[62], or reactive power compensators [63]-[65]. This last application, also known as static VAr 
compensators or STATCOMs, is a very common application that will be analyzed in detail in 
this work. The description and control basis of this application is explained in depth in 
Appendix B, but the reader can see in Figure 3.26 the basic scheme of a STATCOM system 
based in a DNPC converter. 
3.3.3. Drive applications 
The NPC topology is also very used for medium voltage induction motor drives, as is 
illustrated in the examples [66]-[69]. This application of the NPC converter also will be 
studied in detail later in this work, but the reader can see a basic illustration of this application 
in Figure 3.27. The operation and control of induction motors that will be used in this Thesis 
are described in Appendix C. 
3.3.4. Peculiarities of neutral point-clamped topologies 
It is worth to mention that, whatever be the application in which a neutral 
point-clamped converter is used, it is necessary to implement a controller for the neutral point 
voltage. The reason is that in the normal operation of a NPC converter the voltage in both DC 
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capacitors tends to become unbalance. If this unbalance between the capacitors voltages is not 
compensated, a DC component can appear in the output voltage. So, to avoid this effect it is 
very advisable to implement a neutral point voltage balancing method. There are some options 
to solve this problem depending on the used modulation methods: if it is used SVM redundant 
switching states can be applied for the same voltage reference; if the SHE scheme is used the 
balancing method described in [50] can be used; and for the SPWM modulation can be used 
the methods contained in [70] and [71]. Simplified blocks diagrams of the methods explained 
in [50], in [70] and in [71] appear in Figure 3.28, in Figure 3.29, and in Figure 3.30 
respectively. 
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Figure 3.26. Basic scheme of a DNPC-based STATCOM. 
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Figure 3.27. Illustration of a basic MV-drive with a DNPC converter. 
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Figure 3.28. Block diagram of the neutral point voltage balancing method for SHE modulation 
explained in [50]. 
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Figure 3.29. Block diagram of the neutral point voltage balancing method for SPWM modulation 
explained in [70]. 
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Figure 3.30. Block diagram of the neutral point voltage balancing method for SPWM modulation 
explained in [71]. 
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Chapter 4: CASCADED H-BRIDGE CONVERTER 
This chapter deals with the Cascaded H-Bridge (CHB) topology that is one of the most 
promising topologies in the medium voltage applications field. The operation of this kind of 
converters will be analyzed and also the most common modulation methods used to control 
them. 
Another characteristic of this topology that will be studied in this chapter is the ability 
to keep working under fault conditions, which is reached thanks to the modularity of this kind 
of converters. 
4.1. Topology description 
Cascaded H-bridge topology consists on some full H-bridge cells (Figure 4.1) 
connected in cascade on their AC side, which compose each of the converter branches. In this 
way, a 3-phase CHB converter with 𝑛 cells per branch looks like Figure 4.2. For correct 
operation of a cascaded H-bridge converter every cell needs an isolated DC source (𝐸). These 
DC sources are usually equal for all cells in a branch, but there are also configurations of CHB 
converters with unequal DC voltages. The DC supplies are normally obtained from 
multi-pulse transformers (see Appendix A). 
Whatever configuration of DC sources (equal or unequal) the CHB phase-to-neutral 
output voltage is the sum of the output (AC) voltages of all cells in a branch. For example, for 
the CHB converter in Figure 4.2 the voltage of branch A (𝑣𝐴𝑁) will be 
𝑣𝐴𝑁 = 𝑣𝐻1𝐴 + 𝑣𝐻2𝐴 +⋯+ 𝑣𝐻𝑛𝐴  (4.1)   
The voltages for branches B and C can be calculated the same way than in phase A. 
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Figure 4.1. Simplified scheme of a H-bridge cell 
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Figure 4.2. 3-phase CHB converter with ‘n’ cells per phase 
The number of cells and the equal or unequal nature of DC sources will determine the 
number of levels of the phase-to-neutral voltage and ultimately the number of levels of the 
converter. In this way, a power converter with 𝑛 H-bridge cells fed by equal DC sources will 
have 2𝑛 + 1 levels. 
In the case of using unequal DC sources the number of levels can be increased without 
increase the number of cells. In those cases it is assumed that one of the DC voltages is a 
multiple of the other. An example of this configuration appears in Figure 4.3. In the converter 
shown in Figure 4.3 the number of levels of the phase-to-neutral voltage will be 2(𝑘 + 1) + 1, 
being 𝑘 an integer. 
Following the same philosophy, the maximum and minimum voltage levels depend on 
the number of cells and on the configuration of DC sources. In such way, in the case of a CHB 
converter with 𝑛 cells fed by equal DC sources the maximum and minimum voltages will be 
± 𝑛𝐸. In the case of two-cell CHB with unequal DC supplies those voltages will be  
± (𝑘 + 1)𝐸. 
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Figure 4.3. Branch A of a two-cell CHB converter with unequal DC sources 
Whatever the number of cells or the configuration of DC sources in the CHB converter, 
the most used modulation scheme for this topology is the sinusoidal pulse-width modulation 
(SPWM). Next section explains the use of SPWM scheme for this kind of converter, and also 
other modulation methods. 
4.2. Modulation methods 
In this section the principal methods to modulate CHB converters are studied: the 
sinusoidal pulse-width modulation (SPWM), the space vector modulation (SVM) and the 
selective harmonic elimination (SHE). 
4.2.1. Sinusoidal Pulse-Width Modulation for CHB converters 
Sinusoidal Pulse-Width Modulation is the most used scheme for CHB converters. This 
modulation consists on comparing a sinusoidal signal with a triangular one. As already said, 
these waveforms are called modulation and carrier signals respectively. The carrier wave 
frequency is higher than the modulation signal frequency. In this way, the relationship 
between the carrier signal frequency and the modulation signal frequency is known as 
frequency modulation index, and it is calculated as 
𝑚𝑓 = 𝑓𝑠𝑤 𝑓𝑚⁄  (4.2)   
where 𝑓𝑠𝑤 and 𝑓𝑚 are the carrier signal and the modulation signal frequencies respectively. 
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4.2.1.1. Pulse-Width Modulation for an H-bridge 
The firing signals for the converter devices are calculated through a comparison 
between the modulation and the carrier signals. This comparison can be done in two different 
ways for the H-bridge, generating each of them a kind of PWM: bipolar and unipolar. 
a) Bipolar Pulse-Width Modulation 
In the bipolar PWM the modulation signal is compared with one carrier signal and the 
result of this comparison are the firing signals for the H-bridge devices according to the 
following rules: 
𝑣𝑔1 = {
𝑂𝑛       𝑖𝑓     𝑣𝑚 ≥ 𝑣𝑐
𝑂𝑓𝑓       𝑖𝑓     𝑣𝑚 < 𝑣𝑐
 
𝑣𝑔3 = 𝑣𝑔1̅̅ ̅̅  
𝑣𝑔4 = 𝑣𝑔1̅̅ ̅̅  
𝑣𝑔2 = 𝑣𝑔3̅̅ ̅̅  
(4.3)   
where 𝑣𝑚 is the modulation signal, 𝑣𝑐 is the carrier signal, and 𝑣𝑔1, 𝑣𝑔2, 𝑣𝑔3, and 𝑣𝑔4 are the 
firing signals for the devices S1, S2, S3, and S4 respectively. 
This comparison is represented in Figure 4.4. As it can be seen in that figure, the output 
voltage signal, 𝑣𝐻, has two different values, E and –E. As all the transitions occur between 
these voltage levels, 𝑣𝐻 is a bipolar signal whose harmonic content is represented in Figure 
4.5. As shown in Figure 4.5, the first band of harmonics is located around the 15
th
 harmonic, 
that corresponds to the value of 𝑚𝑓, and the multiples of this value. 
Vg1
Vg3
vH
E
-E  
Figure 4.4. Bipolar PWM for a H-bridge cell (mf = 15). 
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Figure 4.5. Harmonic content of the output voltage of a H-bridge using bipolar SPWM (fm = 50 Hz, 
fc = 750 Hz, mf = 15, ma = 0.85). 
b) Unipolar Pulse-Width Modulation 
There are some different ways to apply the unipolar PWM, but in this case only one of 
them is used and explained. In the unipolar PWM scheme used, the modulation signal is 
compared with one carrier signal and also with its opposite. In this case the resultant firing 
signals after the comparison follow these rules: 
𝑣𝑔1 = {
𝑂𝑛       𝑖𝑓     𝑣𝑚 ≥ 𝑣𝑐
𝑂𝑓𝑓       𝑖𝑓     𝑣𝑚 < 𝑣𝑐
 
𝑣𝑔3 = {
𝑂𝑓𝑓       𝑖𝑓     𝑣𝑚 ≥ 𝑣?̅?
𝑂𝑛       𝑖𝑓     𝑣𝑚 < 𝑣?̅?
 
𝑣𝑔4 = 𝑣𝑔1̅̅ ̅̅  
𝑣𝑔2 = 𝑣𝑔3̅̅ ̅̅  
(4.4)   
where 𝑣𝑐 is the master carrier signal and 𝑣?̅? is the opposite signal to 𝑣𝑐, or what is the same, 𝑣?̅? 
has a delay of  radians respect to 𝑣𝑐. 
Figure 4.6 represents the unipolar comparison. In this case the output voltage signal, 
𝑣𝐻, takes three different values, E, 0 and –E. Now there are transitions between 0 and E, and 
between 0 and –E, so, 𝑣𝐻 is a unipolar signal. The harmonic content of 𝑣𝐻 is represented in 
Figure 4.7, where it can be seen how now the first band of harmonics is located around the 30
th
 
harmonic, that corresponds to 2 𝑚𝑓, and the multiples of this value. 
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Figure 4.6. Unipolar PWM for a H-bridge cell (mf = 15) 
 
Figure 4.7. Harmonic content of the output voltage of a H-bridge using unipolar SPWM 
(fm = 50 Hz, fc = 750 Hz, mf = 15, ma = 0.85). 
Comparing the output voltage harmonic content obtained with both cases (bipolar and 
unipolar), we can see some differences. The main of them is that the harmonic bands sited in 
the odd multiples of 𝑚𝑓 disappear in the unipolar modulation. Figure 4.8 shows the evolution 
in the main harmonics’ amplitude for both cases as a function of the amplitude modulation 
index, 𝑚𝑎. 
The lack of harmonic band in the odd multiples of 𝑚𝑓 in the case of unipolar 
modulation produces a reduction in the total harmonic distortion (THD) and in the weight total 
harmonic distortion (WTHD). This can be seen in Figure 4.9. As the harmonic content in the 
output voltage is lower using the unipolar modulation, this is the scheme that will be used in 
this work. 
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Figure 4.8. Harmonic content of the H-bridge output voltage using bipolar (left) and unipolar 
(right) modulation, as a function of the amplitude modulation index, ma. 
 
Figure 4.9. Total Harmonic Distortion (left) and Weight Total Harmonic Distortion (right) for both 
modulation cases (bipolar and unipolar) as a function of ma. 
4.2.1.2. Pulse-Width Modulation for a set of H-bridge cells cascaded-connected 
In the case of working with a Cascaded H-bridge Converter, each one of the cells that 
compose it are operated following the SPWM scheme explained in subsection 4.2.1.1.b), with 
the peculiarity that not all the cells have the same carrier signals. From this point of view, 
there are two possibilities: using for the cells in a phase level-shifted carrier signals, or using 
phase-shift carrier signals. The last option is the most used and it has been chosen for this 
work, as its use allows getting a displacement of the first band of harmonics in the output 
signals, and also assures that all the cells in a phase operate with the same power losses 
independently from the modulation index. 
According to that, in each phase the master carrier signal for a cell has a delay respect 
to the carrier signals for the other cells. This delay, δ, between the cell’s carrier signals is 
applied in order to reduce the harmonic content in the voltage output, and it is calculated as: 
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𝛿 =
𝜋
𝑁𝑢𝑚 𝑜𝑓 𝑐𝑒𝑙𝑙𝑠 𝑖𝑛 𝑎 𝑝ℎ𝑎𝑠𝑒
 (4.5)   
So, the master carrier signals for each cell of a phase in the converter will be defined as 
follows: 
𝑣𝑐𝑖 = 1 −
2
𝜋
acos [− cos (𝑚𝑓𝜔𝑡 + 𝛿(𝑖 − 1))] 
for    𝑖 = 1, 2, … ,𝑁𝑢𝑚 𝑜𝑓 𝑐𝑒𝑙𝑙𝑠 𝑖𝑛 𝑎 𝑝ℎ𝑎𝑠𝑒 
(4.6)   
and in each cell the complementary carrier signal will be 
𝑣𝑐𝑖̅̅̅̅ = 1 −
2
𝜋
acos[− cos(𝑚𝑓𝜔𝑡 + 𝛿(𝑖 − 1) + 𝜋)] (4.7)   
As an example, in a four-cells (nine-levels) CHB converter, the delay between the 
signals and the resultant carrier signals are the following: 
𝛿 = 𝜋 4⁄  
𝑣𝑐1 = 1 −
2
𝜋⁄ acos[− cos(𝑚𝑓𝜔𝑡)] 
𝑣𝑐2 = 1 −
2
𝜋⁄ acos[− cos(𝑚𝑓𝜔𝑡 + 𝛿)] 
𝑣𝑐3 = 1 −
2
𝜋⁄ acos[− cos(𝑚𝑓𝜔𝑡 + 2𝛿)] 
𝑣𝑐4 = 1 −
2
𝜋⁄ acos[− cos(𝑚𝑓𝜔𝑡 + 3𝛿)] 
𝑣𝑐1̅̅ ̅̅ = 1 −
2
𝜋⁄ acos[− cos(𝑚𝑓𝜔𝑡 + 𝜋)] 
𝑣𝑐2̅̅ ̅̅ = 1 −
2
𝜋⁄ acos[− cos(𝑚𝑓𝜔𝑡 + 𝛿 + 𝜋)] 
𝑣𝑐3̅̅ ̅̅ = 1 −
2
𝜋⁄ acos[− cos(𝑚𝑓𝜔𝑡 + 2𝛿 + 𝜋)] 
𝑣𝑐4̅̅ ̅̅ = 1 −
2
𝜋⁄ acos[− cos(𝑚𝑓𝜔𝑡 + 3𝛿 + 𝜋)] 
(4.8)   
The previous example is illustrated in Figure 4.10. 
For clarity, only the master carrier of each cell has been represented. The 
complementary carrier in each case is obtained applying a delay of  radians. 
In Figure 4.10 it can be observed that the output phase-to-neutral voltage has its first 
band of harmonics around the 120
th
 harmonic, that is 8 mf, as it is a four-cells converter. In 
general, the first band of harmonics of the phase-to-neutral voltage in a CHB converter will be 
located around 2 · ‘Num of cells per phase’ · mf. 
If the first and second harmonic bands (around 120
th
 and 240
th
 harmonics) are analyzed 
(Figure 4.11), it can be seen that the number of harmonics that compose those bands is greater 
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than in the case of a single cell (see Figure 4.8-rigth), but these harmonics are further from the 
fundamental one, and their amplitudes are also lower. So, the cascade connection of H-bridges 
supposes an improvement in this aspect. 
  
Figure 4.10. Example of PWM for a nine-level (four-cells) CHB converter (mf = 15, ma = 0.85). 
(Note that for clarity purposes only the master carrier signals have been depicted). 
 
Figure 4.11. Amplitude analysis of harmonics in the first band (left) and the second band (right) 
versus ma in a four-cells CHB converter. 
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4.2.2. Space Vector Modulation 
The Space Vector Modulation for multilevel converters is based on the same principia 
that for two or three-level inverters: the representation of the voltage reference vector as a 
combination of fixed space vectors that represent the converter switching states. But in the 
case of multilevel converters the total number of vectors in the space is higher, as it depends 
on the number of levels in the converter. In this way, for a n-level converter, the number of 
switching states is n
3
, the number of space vectors is 1 + ∑ 6 ∙ 𝑖𝑛−1𝑖=0 , and those vectors divides 
the space hexagon in 6(n-1)
2
 triangles. The complexity growing process as the number of 
levels increases is illustrated in Figure 4.12. 
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Figure 4.12. Detail of the Space Vector hexagon for a generic n-level converter (where l represents 
the maximum voltage level of the converter: l = (n-1)/2. 
Figure 4.12 illustrates that there are several possible combinations of switching states 
which generate the same output voltage. However, as the amplitude of the reference voltage 
increases, the possible combinations of switching states are reduced. One of the advantages of 
having some switching combinations for the same voltage vector is that this fact allows 
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operating the converter under fault conditions, as it will be explained in a following 
subsection. 
Space vector modulation provides more flexibility to optimize switching waveforms 
due to the existence of redundant switching states and adjustable duty cycles, and it is a 
method suitable to be digitally implemented [72]. However, the main drawback of applying 
SVM to multilevel converters is that the complexity of the algorithm highly grows with the 
number of levels as it has been mentioned earlier. 
With the aim to reduce this complexity, several methods have been proposed in the 
technical literature. Most of the proposed methods are based on coordinate transformations 
which simplify the calculation of the space vectors [73]-[76]. However, there is another 
approach which avoids the coordinate transformations and performs the vector calculation in 
the conventional orthogonal coordinate system [77]-[80]. As space vector modulation follows 
the same principia for all the multilevel converters, this approach will be described in depth in 
the chapter related to the modular multilevel converter (subsection 5.2.2). 
4.2.3. Selective Harmonic Elimination for CHB converters 
As was explained in subsection 3.2.3, selective harmonic elimination consists on 
calculating off-line the angles in which switching events occur, and then using those angles to 
produce the switching events in the converter in order to eliminate a chosen number of 
harmonics following the fundamental one. 
For multilevel converters, as the cascaded H-bridge, the angles calculating process is 
similar to the explained previously, but with the particularity that in this case, as the signals 
have more levels, the equations are different. The general expression for the harmonic 
amplitude, hn, of a multilevel waveform is the following: 
ℎ𝑛 =
4𝐸
𝑛𝜋
[cos(𝑛𝜃1) − cos(𝑛𝜃2) + ⋯+ cos(𝑛𝜃𝑘1) + cos(𝑛𝜃𝑘1+1) − cos(𝑛𝜃𝑘1+2) +⋯
+ cos (𝑛𝜃𝑘(𝐿−1)+1) − cos (𝑛𝜃𝑘(𝐿−1)+2) +…+ (−1)
𝑁+1 ∙ cos(𝑛𝜃𝑁)] 
(4.9)   
Where n is the harmonic order, E is the voltage step between the different levels in the 
output signal, θ1, θ2, …, θk1, are the switching angles between zero-level and the first level, 
θk1+1, θk1+2, …, θk2, are the switching angles between the first and second levels, θk(L-1)+1, θk(L-
1)+2, …, θN, are the switching angles between the two top levels. In this way, L is the maximum 
level, and the total number of levels in the converter (n) is equal to 2L+1. In the same way, k1, 
k2, …, k(L-1) are the number of switching angles between two consecutive voltage levels, and 
the number of switching events in a quarter of period, N, is the sum of these values, and it 
determines the number of harmonics that will be eliminated. 
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Figure 4.13. Generic multilevel waveform. 
As it can be seen in Figure 4.13, k1, k2, …, k(L-1), must be always even, meanwhile kL 
can be odd or even. So, N can also be an odd or even number. 
According to equation (4.9), for a set of N angles the equation system to be solved for a 
multilevel converter will be the following: 
𝑓1(𝜃) = cos(𝜃1) − cos(𝜃2) + ⋯+ cos(𝜃𝑘1) + cos(𝜃𝑘1+1) − cos(𝜃𝑘1+2) + ⋯
+ cos (𝜃𝑘(𝐿−1)+1) − cos (𝜃𝑘(𝐿−1)+2) + ⋯+ (−1)
𝑁+1 ∙ cos(𝜃𝑁) =
𝜋𝐸
4
𝑚 
𝑓2(𝜃) = cos(5𝜃1) − cos(5𝜃2) + ⋯+ cos(5𝜃𝑘1) + cos(5𝜃𝑘1+1) − cos(5𝜃𝑘1+2) + ⋯
+ cos (5𝜃𝑘(𝐿−1)+1) − cos (5𝜃𝑘(𝐿−1)+2) + ⋯+ (−1)
𝑁+1 ∙ cos(5𝜃𝑁) = 0 
𝑓3(𝜃) = cos(7𝜃1) − cos(7𝜃2) + ⋯+ cos(7𝜃𝑘1) + cos(7𝜃𝑘1+1) − cos(7𝜃𝑘1+2) + ⋯
+ cos (7𝜃𝑘(𝐿−1)+1) − cos (7𝜃𝑘(𝐿−1)+2) + ⋯+ (−1)
𝑁+1 ∙ cos(7𝜃𝑁) = 0 
⋮ 
𝑓𝑁(𝜃) = cos(𝑋𝜃1) − cos(𝑋𝜃2) + ⋯+ cos(𝑋𝜃𝑘1) + cos(𝑋𝜃𝑘1+1) − cos(𝑋𝜃𝑘1+2) + ⋯
+ cos (𝑋𝜃𝑘(𝐿−1)+1) − cos (𝑋𝜃𝑘(𝐿−1)+2) +⋯+ (−1)
𝑁+1 ∙ cos(𝑋𝜃𝑁) = 0 
 
𝑋 = {
3𝑁 − 1          𝑓𝑜𝑟 𝑁 𝑒𝑣𝑒𝑛
3𝑁 − 2          𝑓𝑜𝑟 𝑁 𝑜𝑑𝑑 
 
(4.10)   
As in the case of two or three-level inverters, the main problem of SHE lies in solving 
the non-linear transcendental equations. Once again, for this task some approximation methods 
can be used, and also other methods like resultant theory. 
4.2.3.1. Stair-case SHE for CHB converters 
A particular case of harmonic elimination for multilevel converters is the stair-case 
SHE modulation. In this particular case the number of calculated switching angles in a quarter 
of period for an n-level converter is (n-1)/2, what means that for a CHB converter the number 
of angles in a quarter of period is the same as the number of cells in the converter. Figure 4.14 
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illustrates the principle of working in this type of modulation, in which each IGBT in each cell 
works at the fundamental frequency. 
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Figure 4.14. Stair-case general waveform for a CHB converter with L = (n-1)/2 cells (n-level). 
For example, for a CHB that has four cells per phase four angles would be calculated 
and harmonics 5
th
, 7
th
, and 11
th
 would be eliminated. In these conditions, the switching angles 
for a four-cells nine-level converter are calculated by solving the following equations system: 
{
 
 
 
 cos 𝜃1 +cos 𝜃2 + cos 𝜃3 + cos 𝜃4 =
𝜋𝐸
4
𝑚
cos 5𝜃1 +cos 5𝜃2 + cos 5𝜃3 + cos 5𝜃4 = 0
cos 7𝜃1 +cos 7𝜃2 + cos 7𝜃3 + cos 7𝜃4 = 0
cos 11𝜃1 +cos 11𝜃2 + cos 11𝜃3 + cos 11𝜃4 = 0
 (4.11)   
with the usual constraint: 0 < 𝜃1 < 𝜃2 < 𝜃3 < 𝜃4 <
𝜋
2⁄  . 
Equations in (4.11) can be transformed into polynomials through a change of variables: 
𝑥1 = cos 𝜃1 ;   𝑥2 = cos 𝜃2 ;   𝑥3 = cos 𝜃3 ;   𝑥4 = cos 𝜃4 (4.12)   
On the other hand, the cosine of the multiple of an angle can be calculated using the following 
trigonometrical identities 
cos 5𝛼 = 16 cos5 𝛼 − 20 cos3 𝛼 + 5 cos 𝛼  
cos 7𝛼 = 64 cos7 𝛼 − 112 cos5 𝛼 + 56 cos3 𝛼 − 7 cos 𝛼 
(4.13)   
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cos 11𝛼 = 1024 cos11 𝛼 − 2816 cos9 𝛼 + 2816 cos7 𝛼 − 1232 cos5 𝛼 + 220 cos3 𝛼
− 11 cos 𝛼 
Applying in (4.11) the changes described in (4.12) and (4.13), the non-linear and 
transcendental equations system becomes a polynomial system: 
𝑓1(𝑥) = 𝑥1 + 𝑥2 + 𝑥3 + 𝑥4  =
𝜋𝐸
4
𝑚 
𝑓2(𝑥) = 16 𝑥1
5 −  20 𝑥1
3 + 5 𝑥1 +  16 𝑥2
5 −  20 𝑥2
3 + 5 𝑥2 + 16 𝑥3
5 −  20 𝑥3
3 + 5 𝑥3
+ 16 𝑥4
5 −  20 𝑥4
3 + 5 𝑥4 = 0 
𝑓3(𝑥) = 64 𝑥1
7 −  112 𝑥1
5 + 56 𝑥1
3 − 7 𝑥1 + 64 𝑥2
7 −  112 𝑥2
5 + 56 𝑥2
3 − 7 𝑥3 +  64 𝑥3
7
−  112 𝑥3
5 + 56 𝑥3
3 − 7 𝑥3 + 64 𝑥4
7 −  112 𝑥4
5 + 56 𝑥4
3 − 7 𝑥4 = 0 
𝑓4(𝑥) = 1024 𝑥1
11 −  2816 𝑥1
9 +  2816 𝑥1
7 −  1232 𝑥1
5 + 220 𝑥1
3 − 11 𝑥1 + 1024 𝑥2
11
−  2816 𝑥2
9 +  2816 𝑥2
7 −  1232 𝑥2
5 + 220 𝑥2
3 − 11 𝑥2 + 1024 𝑥3
11
−  2816 𝑥3
9 +  2816 𝑥3
7 −  1232 𝑥3
5 + 220 𝑥3
3 − 11 𝑥3 + 1024 𝑥4
11
−  2816 𝑥4
9 +  2816 𝑥4
7 −  1232 𝑥4
5 + 220 𝑥4
3 − 11 𝑥4 = 0 
(4.14)   
Figure 4.15 shows a solution of the equation system in (4.14), that is a solution for the 
4-cells (9-levels) CHB stair-case problem. 
 
Figure 4.15. Stair-case solution for a 4-cells CHB converter. 
In addition, in Figure 4.16 the output phase-to-neutral and phase-to-phase voltages are 
shown. As it can be seen, in the phase-to-neutral voltage exist 3
rd
 and 9
th
 harmonics, but in the 
phase-to-phase voltage these harmonics disappear at the same time that 5
th
, 7
th
, and 11
th
 
harmonics are eliminated, and the first harmonic to appear is 13
th
. 
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Figure 4.16. Harmonic content of the phase-to-neutral (up) and the phase-to-phase (down) voltages 
when Staircase-SHE modulation is applied to a 4-cells CHB converter (ma = 0.85). 
4.3. CHB operation with faulty cells 
There are some kinds of faults that can occur in a CHB converter. In this Thesis the 
author focuses in those faults that may disable a cell and in the methods that allows keeping 
the converter operation. 
A fault in one (or more) of the devices that composed the converter will be detected if 
the communication with its corresponding driver is lost. If there is a faulty device two 
situations are possible: that it remains as an open-circuit or as short-circuit. If the device 
remains in open-circuit the only requirement is to close the output cell bypass in order to 
guarantee a path for the current. But if the device remains as short-circuit there is a risk to 
damage the multi-pulse transformer as the rectifier output will be in short-circuit. To avoid this 
risk it is advisable to connect fuses in the rectifiers input in order to limit the current that 
demands the rectifier. In this Thesis including a braking chopper in each cell has not been 
considered. So, if in a drive in application a fault occurs in a braking situation, it could 
produce a situation of overvoltage in the DC capacitors of all the cells. For this reason the lack 
of braking choppers in the cells must be compensated oversizing the capacitors. 
According to the previous, in case of happen a fault in a cell, if it is desired to keep the 
operation, the first step is to bypass this cell in its AC side in order to keep a path for the 
output current. The bypassing of a cell means that the corresponding phase is able to supply 
voltage with less amplitude than the other two. Moreover the supplied phase-to-phase voltages 
in this case will not be balanced. That is the reason why it is advisable to implement one of the 
voltage balancing methods that will be explained in the following subsections. 
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4.3.1. Bypassing cells of the same level 
The first solution that one can think to balance the line-to-line voltages when a cell fails 
in a branch is to bypass also the corresponding cells in the other branches. For example, in 
Figure 4.17 is illustrated the case of a six-cells per branch (thirteen-level) CHB converter with 
two faulty cells in the same branch: ‘5C’ and ‘6C’. 
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Figure 4.17. Illustration of bypassing the cells of the same level in a six-cells CHB converter. 
Table 4.1. Available output voltage for the CHB converter depending on the number of 
bypassed cells, for converters with 2, 3, 4, 5, 6, 7 and 8 cells per phase, when the cells 
in the same level are bypassed too. 
Available 
cells in 
phase A 
Available 
cells in 
phase B 
Available 
cells in 
phase C 
Available 
output 
voltage 
(% Vmax) 
Available 
cells in 
phase A 
Available 
cells in 
phase B 
Available 
cells in 
phase C 
Available 
output 
voltage 
(% Vmax) 
Number of cells per phase = 2 Number of cells per phase = 3 
2 2 2 100 3 3 3 100 
2 2 1 50 3 3 2 66.67 
2 2 0 0 3 3 1 33.33 
Number of cells per phase = 4 3 3 0 0 
4 4 4 100 Number of cells per phase = 7 
4 4 3 75 7 7 7 100 
4 4 2 50 7 7 6 85.71 
4 4 1 25 7 7 5 71.43 
4 4 0 0 7 7 4 57.14 
Number of cells per phase = 5 7 7 3 42.86 
5 5 5 100 7 7 2 28.57 
5 5 4 80 7 7 1 14.29 
5 5 3 60 7 7 0 0 
5 5 2 40 Number of cells per phase = 8 
5 5 1 20 8 8 8 100 
5 5 0 0 8 8 7 87.5 
Number of cells per phase = 6 8 8 6 75 
6 6 6 100 8 8 5 62.5 
6 6 5 83.33 8 8 4 50 
6 6 4 66.67 8 8 3 37.5 
6 6 3 50 8 8 2 25 
6 6 2 33.33 8 8 1 12.5 
6 6 1 16.67 8 8 0 0 
6 6 0 0  
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Doing those bypasses the balance between the line-to-line voltages is achieved, but the 
problem is that the available output voltage is reduced, especially when there are some faulty 
cells in a branch. This effect is shown in Table 4.1, where appear the maximum available 
voltages depending on the number of bypassed cells in each phase of the converter. (The table 
is done considering that phase A is where there are less bypassed cells, phase B is the second 
branch where there are less bypassed cells, and the higher number of bypassed cells are in 
phase C.) 
From Table 4.1 it can be concluded that bypassing the corresponding cells in the other 
phases is not the better choice to balance the phase-to-phase output voltage because in most 
cases the available voltage is reduced significantly when only one cell is bypassed. 
4.3.2. Space Vector Modulation with redundant switching states 
Another method to balance the output voltages is to use the space vector modulation 
taking advantage of the redundant switching states. Examples using this technique can be 
found in [81]-[34]. 
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Figure 4.18. Space vectors hexagon for a seven-level CHB converter. 
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The space vectors hexagon for a cascaded H-bridge converter is as complex as the 
number of levels the converter has. For example, Figure 4.18 shows the hexagon 
corresponding to a seven-level cascaded H-bridge. In that figure the switching states for each 
vector are indicated. 
When there is a faulty cell the space vector hexagon is modified, the number of valid 
switching states decrease, this effect can be seen in Figure 4.19, where the shaded zone in each 
case indicates the available vectors. Those vectors have at least one valid switching state. In 
each case the red hexagon indicates the zone in which all the space vectors have, at least, one 
valid state that guaranties a balanced phase-to-phase voltage.  
Extending what has been explained above for a three-cells CHB to converters with a 
different number of cells, Table 4.2 indicates the available phase-to-phase output voltage with 
this balancing method. 
B
C
A
*Available vector Unavailable vector
B
C
A
*
B
C
A
B
C
A
B
C
A
B
C
A
a) b) c)
f)e)d)
 
Figure 4.19. Representation of the valid switching states for a 7-levels CHB converter in normal 
operation (a), with one faulty cell in phase C (b), with two faulty cells in phase C (c), 
with three faulty cells in phase C (d), with one faulty cell in phase C and another one in 
phase B (e), and with two faulty cells in phase C and one in phase B (f). 
Although using space vector modulation in this kind of converters has a high 
complexity, it can be seen from Table 4.2 that with this strategy the use of the remaining cells 
is better improved than in the previous case (Table 4.1). 
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Table 4.2. Available phase-to-phase output voltage for the CHB converter depending on the 
number of faulty cells, for converters with 2, 3, 4, 5, 6, 7 and 8 cells per phase, when 
redundant switching states are used. 
Available 
cells in 
phase A 
Available 
cells in 
phase B 
Available 
cells in 
phase C 
Available 
output 
voltage 
(% Vmax) 
Available 
cells in 
phase A 
Available 
cells in 
phase B 
Available 
cells in 
phase C 
Available 
output 
voltage 
(% Vmax) 
Number of cells per phase = 2 Number of cells per phase = 7 
2 2 2 100 7 7 7 100 
2 2 1 75 7 7 6 92.86 
2 2 0 50 7 7 5 85.71 
2 1 1 50 7 7 4 78.57 
2 1 0 25 7 7 3 71.43 
2 0 0 0 7 7 2 64.29 
Number of cells per phase = 3 7 7 1 57.14 
3 3 3 100 7 7 0 50 
3 3 2 83.33 7 6 6 85.71 
3 3 1 66.67 7 6 5 78.57 
3 3 0 50 7 6 4 71.43 
3 2 2 66.67 7 6 3 64.29 
3 2 1 50 7 6 2 57.14 
3 2 0 33.33 7 6 1 50 
3 1 1 33.33 7 6 0 42.86 
3 1 0 16.67 7 5 5 71.43 
3 0 0 0 7 5 4 64.29 
Number of cells per phase = 4 7 5 3 57.14 
4 4 4 100 7 5 2 50 
4 4 3 87.5 7 5 1 42.86 
4 4 2 75 7 5 0 35.71 
4 4 1 62.5 7 4 4 57.14 
4 4 0 50 7 4 3 50 
4 3 3 75 7 4 2 42.86 
4 3 2 62.5 7 4 1 35.71 
4 3 1 50 7 4 0 28.57 
4 3 0 37.5 7 3 3 42.86 
4 2 2 50 7 3 2 35.71 
4 2 1 37.5 7 3 1 28.57 
4 2 0 25 7 3 0 21.43 
4 1 1 25 7 2 2 28.57 
4 1 0 12.5 7 2 1 21.43 
4 0 0 0 7 2 0 14.29 
Number of cells per phase = 5 7 1 1 14.29 
5 5 5 100 7 1 0 7.14 
5 5 4 90 7 0 0 0 
5 5 3 80 Number of cells per phase = 8 
5 5 2 70 8 8 8 100 
5 5 1 60 8 8 7 93.75 
5 5 0 50 8 8 6 87.5 
5 4 4 80 8 8 5 81.25 
5 4 3 70 8 8 4 75 
5 4 2 60 8 8 3 68.75 
5 4 1 50 8 8 2 62.5 
5 4 0 40 8 8 1 56.25 
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Available 
cells in 
phase A 
Available 
cells in 
phase B 
Available 
cells in 
phase C 
Available 
output 
voltage 
(% Vmax) 
Available 
cells in 
phase A 
Available 
cells in 
phase B 
Available 
cells in 
phase C 
Available 
output 
voltage 
(% Vmax) 
5 3 3 60 8 8 0 50 
5 3 2 50 8 7 7 87.5 
5 3 1 40 8 7 6 81.25 
5 3 0 30 8 7 5 75 
5 2 2 40 8 7 4 68.75 
5 2 1 30 8 7 3 62.5 
5 2 0 20 8 7 2 56.25 
5 1 1 20 8 7 1 50 
5 1 0 10 8 7 0 43.75 
5 0 0 0 8 6 6 75 
Number of cells per phase = 6 8 6 5 68.75 
6 6 6 100 8 6 4 62.5 
6 6 5 91.67 8 6 3 56.25 
6 6 4 83.33 8 6 2 50 
6 6 3 75 8 6 1 43.75 
6 6 2 66.67 8 6 0 37.5 
6 6 1 58.33 8 5 5 62.5 
6 6 0 50 8 5 4 56.25 
6 5 5 83.33 8 5 3 50 
6 5 4 75 8 5 2 43.75 
6 5 3 66.67 8 5 1 37.5 
6 5 2 58.33 8 5 0 31.25 
6 5 1 50 8 4 4 50 
6 5 0 41.67 8 4 3 43.75 
6 4 4 66.67 8 4 2 37.5 
6 4 3 58.33 8 4 1 31.25 
6 4 2 50 8 4 0 25 
6 4 1 41.67 8 3 3 37.5 
6 4 0 33.33 8 3 2 31.25 
6 3 3 50 8 3 1 25 
6 3 2 41.67 8 3 0 18.75 
6 3 1 33.33 8 2 2 25 
6 3 0 25 8 2 1 18.75 
6 2 2 33.33 8 2 0 12.5 
6 2 1 25 8 1 1 12.5 
6 2 0 16.67 8 1 0 6.25 
6 1 1 16.67 8 0 0 0 
6 1 0 8.33  
6 0 0 0 
 
4.3.3. Using variable DC voltages 
As said previously, the DC voltages of all the cells in a CHB converter must be isolated 
from each other. In the case of using independent adjustable DC sources, if a fault occurs in 
one cell (or more), the DC voltages of the remaining cells in the same phase can be increased 
in order to allow these cells supply the AC voltage that the faulty-cell cannot supply. 
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If the individual DC voltages are obtained from a multi-winding transformer, there is 
the possibility of using controlled rectifiers to supply variable DC voltages and achieve 
balanced phase-to-phase voltages in case of faulty-cell, as in [84]. 
For CHB converters used in grid-connected applications, another option for balancing 
phase-to-phase output voltages when there are faulty-cells is to control the DC voltage level 
through the cells AC side, as it is done in [85]. 
4.3.4. Neutral shift method 
The neutral shift method consists on bypassing the faulty cells and adjusting the 
amplitudes and phases of the remaining branches phase-to-neutral voltages in order to balance 
the line-to-line output voltages, such as is represented in Figure 4.20. Comparing Figure 4.17 
and Figure 4.20 it can be seen how with this balancing method the ‘sane’-cells are better 
exploited, as the 88% of the maximum voltage can be supplied with two faulty-cells, instead 
of the 66,67% that was supplied in the same conditions with the bypassing method. 
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Figure 4.20. Illustration of neutral shift method in a six-cells CHB converter. 
There are many examples of using this method to balance the output voltages in a CHB 
converter: In [37] a control loop is presented to achieve the neutral shift. In [84] the neutral 
shift method is combined with the possibility of controllable DC voltages in order to have a 
better balanced response than only with the neutral shift method. In [86] the neutral shift is 
achieved through pre-calculated angles tables. 
What is done in the neutral-shift method proposed in this work is calculating directly 
the phase-to-neutral voltage of each branch considering the desired output balanced 
phase-to-phase voltage and the number of available cells in each branch. The method follows 
these steps: 
a) Check if the reference output voltage can be achieved with the available cells, for 
which the following restriction must be satisfied: 𝑉𝑟𝑒𝑓 ≤ 𝑉𝑚𝑎𝑥.  
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b) If the previous step is satisfied, the amplitude and phase of the phase-to-neutral 
voltages are calculated. If not, the maximum available phase-to-neutral voltages 
that result in balanced phase-to-phase voltages are fixed. The phase-to-neutral 
voltages are calculated mathematically assuring that the triangle in Figure 4.21 is 
equilateral, which is the same as saying that the phase-to-phase output voltages are 
balanced. 
c) Once the phase-to-neutral voltage vectors 𝑽𝑨, 𝑽𝑩, and 𝑽𝑪 (amplitude and phase) are 
known appropriate modulation signals are calculated for each branch. 
d) The sinusoidal PWM scheme is applied using the modulation signals generated 
previously. 
All this process is illustrated in the block diagram shown in Figure 4.22. 
α 
β 
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A
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Figure 4.21. Representation of the phase-to-neutral voltages calculation. 
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Figure 4.22. Block diagram of the proposed neutral-shift method. 
In step a) 𝑉𝑚𝑎𝑥 is the maximum balanced phase-to-phase available voltage, and it is 
calculated as follows: 
𝑉𝑚𝑎𝑥 = √
𝑎𝑚𝑎𝑥2 + 𝑏𝑚𝑎𝑥
2 + 𝑐𝑚𝑎𝑥2 + √3 𝑟
2
 (4.15)   
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𝑟 =  −𝑎𝑚𝑎𝑥
4 − 𝑏𝑚𝑎𝑥
4 − 𝑐𝑚𝑎𝑥
4 + 2𝑎𝑚𝑎𝑥
2𝑏𝑚𝑎𝑥
2 + 2𝑎𝑚𝑎𝑥
2𝑐𝑚𝑎𝑥
2 + 2𝑏𝑚𝑎𝑥
2𝑐𝑚𝑎𝑥
2 
where 𝑎𝑚𝑎𝑥, 𝑏𝑚𝑎𝑥, 𝑐𝑚𝑎𝑥 represent the maximum per unit (p. u.) voltage that each branch can 
deliver, 𝑁𝐴, 𝑁𝐵 , 𝑁𝐶 are the number of available cells in each branch and 𝑁𝑐𝑒𝑙𝑙𝑠𝐵𝑟𝑎𝑛𝑐ℎ the 
original total number of cells in a branch. 
With the aim to reduce the computational complexity of this method, the equation 
(4.15) can be transformed in a simpler expression using the Heron’s formula. Heron’s formula 
defines the area of a triangle (A) which sides are x, y, and z, as: 
𝐴 =  
1
4
√(𝑥 + 𝑦 + 𝑧)(−𝑥 + 𝑦 + 𝑧)(𝑥 − 𝑦 + 𝑧)(𝑥 + 𝑦 − 𝑧) (4.16)   
Equation (4.16) can be re-written as: 
𝐴 =  
1
4
√−𝑥4 − 𝑦4 − 𝑧4 + 2𝑥2𝑦2 + 2𝑥2𝑧2 + 2𝑦2𝑧2 (4.17)   
Considering (4.17), we can see that the radicand is a similar expression to which was 
named r in (4.15). So √𝑟 is equal to four times the area of a triangle which sides are 𝑎𝑚𝑎𝑥, 
𝑏𝑚𝑎𝑥 and 𝑐𝑚𝑎𝑥. 
On the other hand, the area of a triangle composed of sides x, y, and z (see Figure 4.23) 
also can be calculated as half of the product between its base and its height: 
𝐴 =  
1
2
 𝑦ℎ (4.18)   
θZ
x
y
z
h
θY
θX
 
Figure 4.23. Illustration of a generic triangle of sides x, y, z. 
The height, h, of the triangle in Figure 4.23, can be calculated as 
ℎ =  x sin 𝜃𝑧 (4.19)   
Or as 
ℎ =  z sin 𝜃𝑥 (4.20)   
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Also, the angles in that triangle can be calculated from its sides applying the law of 
cosines: 
cos 𝜃𝑥 = 
𝑦2 + 𝑧2 − 𝑥2
2𝑦𝑧
 
cos 𝜃𝑦 = 
𝑥2 + 𝑧2 − 𝑦2
2𝑥𝑧
 
cos 𝜃𝑧 = 
𝑥2 + 𝑦2 − 𝑧2
2𝑥𝑦
 
(4.21)   
Considering the law of cosines, (4.19) and (4.20), the height can be re-written as 
ℎ =  x sin (arccos  (
𝑥2 + 𝑦2 − 𝑧2
2𝑥𝑦
)) (4.22)   
and 
ℎ =  z sin (arccos  (
𝑦2 + 𝑧2 − 𝑥2
2𝑦𝑧
)) (4.23)   
So, the area of a generic triangle x-y-z can be calculated as: 
𝐴 =  
1
2
 𝑥 y sin (arccos  (
𝑥2 + 𝑦2 − 𝑧2
2𝑥𝑦
)) 
𝐴 =  
1
2
 𝑦 z sin (arccos  (
𝑦2 + 𝑧2 − 𝑥2
2𝑦𝑧
)) 
𝐴 =  
1
2
 𝑧 𝑥 sin (arccos  (
𝑧2 + 𝑥2 − 𝑦2
2𝑧𝑥
)) 
(4.24)   
And equation (4.15) can be transformed into: 
𝑉𝑚𝑎𝑥 =
√
𝑎𝑚𝑎𝑥2 + 𝑏𝑚𝑎𝑥
2 + 𝑐𝑚𝑎𝑥2 + 4√3 
1
2 𝑏𝑚𝑎𝑥𝑐𝑚𝑎𝑥 sin (arccos  (
𝑏𝑚𝑎𝑥
2 + 𝑐𝑚𝑎𝑥2 − 𝑎𝑚𝑎𝑥2
2𝑏𝑚𝑎𝑥𝑐𝑚𝑎𝑥
))
2
 
(4.25)   
Both equations (4.15) and (4.25) can be used to calculate the maximum phase-to-phase 
voltage with the available cells. As the method consists on calculate the parameters of a 
triangle, of course the following inequalities must be satisfied: 
𝑎𝑚𝑎𝑥 + 𝑏𝑚𝑎𝑥 ≥ 𝑐𝑚𝑎𝑥 
𝑏𝑚𝑎𝑥 + 𝑐𝑚𝑎𝑥 ≥ 𝑎𝑚𝑎𝑥 
(4.26)   
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𝑐𝑚𝑎𝑥 + 𝑎𝑚𝑎𝑥 ≥ 𝑏𝑚𝑎𝑥 
If not, this balancing method cannot be applied. 
Once the maximum balanced phase-to-phase voltage available is known, the voltage 
amplitude that each phase should supply is calculated. To do it the maximum voltage that each 
branch can reach with the available cells is considered. The calculations are done trying to 
have the phase-to-neutral voltages as equal as possible. The flux-diagram in Figure 4.24 
summarizes the mentioned process, where a, b, and c are the amplitudes of vectors 𝑽𝑨, 𝑽𝑩, 
and 𝑽𝑪, or what is the same, the value of phase-to-neutral voltages of each phase. 
Start
Vref ≤ Vmax
Yes
(Vref /√3 ≤ amax)&
(Vref /√3 ≤ bmax)&
(Vref /√3 ≤ cmax)
Yes
No
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Figure 4.24. Flux-diagram of the neutral-shift calculation process. 
The flux-diagram in Figure 4.24 summarizes the process considering the case in which 
𝑎𝑚𝑎𝑥 ≥ 𝑏𝑚𝑎𝑥 ≥ 𝑐𝑚𝑎𝑥. Otherwise an analogue process must be followed. 
Once the amplitudes of vectors 𝑽𝑨, 𝑽𝑩, and 𝑽𝑪 are calculated, it is necessary to know 
their phases: 𝜑𝐴, 𝜑𝐵, and 𝜑𝐶. In a balanced system the values for these parameters are 
𝜑
𝐴
= 0 
𝜑
𝐵
= 4𝜋 3⁄  
𝜑
𝐶
= 2𝜋 3⁄  
(4.27)   
But in this case, as the neutral point is shifted, it is necessary to recalculate those 
angles. This calculation is done considering the nomenclature used in Figure 4.21: 
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𝜑
𝐴
= −(𝛼𝐴 − 𝜋 6⁄ ) 
𝜑
𝐵
= 4𝜋 3⁄ − (𝛽
𝐵
− 𝜋 6⁄ ) 
𝜑
𝐶
= 2𝜋 3⁄ − (𝛾𝐶 − 𝜋 6⁄ ) 
(4.28)   
To calculate 𝛼𝐴, 𝛽𝐵, and 𝛾𝐶, the law of the cosines is applied: 
𝛼𝐴 = cos
−1
𝑏2 − 𝑉𝑟𝑒𝑓
2 − 𝑎2
−2𝑎𝑉𝑟𝑒𝑓
 
𝛽𝐵 = cos
−1
𝑐2 − 𝑉𝑟𝑒𝑓
2 − 𝑏2
−2𝑏𝑉𝑟𝑒𝑓
 
𝛾𝐶 = cos
−1
𝑎2 − 𝑉𝑟𝑒𝑓
2 − 𝑐2
−2𝑐𝑉𝑟𝑒𝑓
 
(4.29)   
Having the amplitudes a, b, and c, and phases 𝜑𝐴, 𝜑𝐵, and 𝜑𝐶 of the vectors, the 
phase-to-neutral voltage references are calculated as follows: 
𝑉𝑟𝑒𝑓𝐴 = 𝑎 ∙ sin(𝜔 + 𝜑𝐴) 
𝑉𝑟𝑒𝑓𝐵 = 𝑏 ∙ sin(𝜔 + 𝜑𝐵) 
𝑉𝑟𝑒𝑓𝐶 = 𝑐 ∙ sin(𝜔 + 𝜑𝐶) 
(4.30)   
Table 4.3 indicates the available phase-to-phase output voltage applying this balancing 
method to CHB converters with a different number of cells. 
4.3.5. Comparison between the explained balancing methods 
In this subsection the intention is to compare the maximum balanced phase-to-phase 
voltage that can be obtained with the application of the methods explained in the previous 
subsections. Specifically the comparison includes the voltages that can be obtained through the 
bypassing of the cells in the same level (explained in subsection 4.3.1), using the SVM with 
redundant switching states (explained in subsection 4.3.2), and applying the neutral-shift 
method proposed in this Thesis (explained in subsection 4.3.4). The comparison is done for 
different number of faulty cells and for CHB converters with a number of cells from 2 to 8. 
According to that, Figure 4.25 shows the comparison between maximum 
phase-to-phase voltages obtained when the previously explained balancing methods are used. 
Also the comparison is quantified in Table 4.4. 
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Table 4.3. Available phase-to-phase output voltage for the CHB converter depending on the 
number of faulty cells, for converters with 2, 3, 4, 5, 6, 7 and 8 cells per phase, when 
neutral-shift balancing method is used. 
Available 
cells in 
phase A 
Available 
cells in 
phase B 
Available 
cells in 
phase C 
Available 
output 
voltage 
(% Vmax) 
Available 
cells in 
phase A 
Available 
cells in 
phase B 
Available 
cells in 
phase C 
Available 
output 
voltage 
(% Vmax) 
Number of cells per phase = 2 Number of cells per phase = 7 
2 2 2 100 7 7 7 100 
2 2 1 80.9 7 7 6 95.02 
2 2 0 57.74 7 7 5 89.64 
2 1 1 50 7 7 4 83.9 
2 1 0 0 7 7 3 77.82 
2 0 0 0 7 7 2 71.43 
Number of cells per phase = 3 7 7 1 64.73 
3 3 3 100 7 7 0 57.74 
3 3 2 87.77 7 6 6 90.2 
3 3 1 73.59 7 6 5 84.88 
3 3 0 57.74 7 6 4 79.11 
3 2 2 75.46 7 6 3 72.84 
3 2 1 50.92 7 6 2 65.86 
3 2 0 0 7 6 1 54.08 
3 1 1 0 7 6 0 0 
3 1 0 0 7 5 5 79.45 
3 0 0 0 7 5 4 73.28 
Number of cells per phase = 4 7 5 3 65.98 
4 4 4 100 7 5 2 51.51 
4 4 3 91.02 7 5 1 0 
4 4 2 80.9 7 5 0 0 
4 4 1 69.78 7 4 4 65.97 
4 4 0 57.74 7 4 3 50.17 
4 3 3 82.27 7 4 2 0 
4 3 2 71.53 7 4 1 0 
4 3 1 52.04 7 4 0 0 
4 3 0 0 7 3 3 0 
4 2 2 50 7 3 2 0 
4 2 1 0 7 3 1 0 
4 2 0 0 7 3 0 0 
4 1 1 0 7 2 2 0 
4 1 0 0 7 2 1 0 
4 0 0 0 7 2 0 0 
Number of cells per phase = 5 7 1 1 0 
5 5 5 100 7 1 0 0 
5 5 4 92.92 7 0 0 0 
5 5 3 85.08 Number of cells per phase = 8 
5 5 2 76.57 8 8 8 100 
5 5 1 67.45 8 8 7 95.67 
5 5 0 57.74 8 8 6 91.02 
5 4 4 86.06 8 8 5 86.09 
5 4 3 78.13 8 8 4 80.9 
5 4 2 68.96 8 8 3 75.46 
5 4 1 52.92 8 8 2 69.78 
5 4 0 0 8 8 1 63.87 
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Available 
cells in 
phase A 
Available 
cells in 
phase B 
Available 
cells in 
phase C 
Available 
output 
voltage 
(% Vmax) 
Available 
cells in 
phase A 
Available 
cells in 
phase B 
Available 
cells in 
phase C 
Available 
output 
voltage 
(% Vmax) 
5 3 3 69.15 8 8 0 57.74 
5 3 2 50.33 8 7 7 91.46 
5 3 1 0 8 7 6 68.88 
5 3 0 0 8 7 5 81.97 
5 2 2 0 8 7 4 76.71 
5 2 1 0 8 7 3 71.08 
5 2 0 0 8 7 2 64.87 
5 1 1 0 8 7 1 54.49 
5 1 0 0 8 7 0 0 
5 0 0 0 8 6 6 82.27 
Number of cells per phase = 6 8 6 5 77.19 
6 6 6 100 8 6 4 71.53 
6 6 5 94.15 8 6 3 64.94 
6 6 4 87.77 8 6 2 52.04 
6 6 3 80.9 8 6 1 0 
6 6 2 73.59 8 6 0 0 
6 6 1 65.87 8 5 5 71.65 
6 6 0 57.74 8 5 4 64.89 
6 5 5 88.49 8 5 3 50.52 
6 5 4 82.14 8 5 2 0 
6 5 3 75.11 8 5 1 0 
6 5 2 67.17 8 5 0 0 
6 5 1 53.58 8 4 4 50 
6 5 0 0 8 4 3 0 
6 4 4 75.46 8 4 2 0 
6 4 3 67.34 8 4 1 0 
6 4 2 50.92 8 4 0 0 
6 4 1 0 8 3 3 0 
6 4 0 0 8 3 2 0 
6 3 3 50 8 3 1 0 
6 3 2 0 8 3 0 0 
6 3 1 0 8 2 2 0 
6 3 0 0 8 2 1 0 
6 2 2 0 8 2 0 0 
6 2 1 0 8 1 1 0 
6 2 0 0 8 1 0 0 
6 1 1 0 8 0 0 0 
6 1 0 0  
6 0 0 0 
 
From Figure 4.25 and Table 4.4, it is observed that when the cells in the same level are 
bypassed the available balanced voltage decreases faster than when space vector modulation 
or the neutral shift methods are used. For this reason it is advisable not use this method to 
balance the phase-to-phase voltage. On the other hand, as it was said previously, using the 
redundant states in space vector modulation can be very complex in high number of levels 
converters. So, in this case it is recommended to use the neutral shift method. 
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Figure 4.25. Available balanced phase-to-phase voltage with the application of the different 
balancing methods, for CHB converters of 2, 3, 4, 5, 6, 7, and 8 cells per phase. In each 
graph NA, NB, and NC represent the number of available (non-faulty) cells in the 
corresponding phase. 
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Table 4.4. Comparison of the available phase-to-phase output voltage for the CHB converter 
depending on the number of available cells (NA, NB, and NC), for converters with 2, 3, 
4, 5, 6, 7 and 8 cells per phase, when the explained methods are used: bypassing the 
cells in the same level, using the redundant states of SVM, and applying neutral-shift. 
NA NB NC 
Voltage 
(%) 
bypassing  
Voltage 
(%) 
SVM 
Voltage 
(%) 
NS 
NA NB NC 
Voltage 
(%) 
bypassing  
Voltage 
(%) 
SVM 
Voltage 
(%) 
NS 
Number of cells per phase = 2 Number of cells per phase = 7 
2 2 2 100 100 100 7 7 7 100 100 100 
2 2 1 50 75 80.9 7 7 6 85.71 92.86 95.02 
2 2 0 0 50 57.74 7 7 5 71.43 85.71 89.64 
2 1 1 50 50 50 7 7 4 57.14 78.57 83.9 
2 1 0 0 25 0 7 7 3 42.86 71.43 77.82 
2 0 0 0 0 0 7 7 2 28.57 64.29 71.43 
Number of cells per phase = 3 7 7 1 14.29 57.14 64.73 
3 3 3 100 100 100 7 7 0 0 50 57.74 
3 3 2 66.67 83.33 87.77 7 6 6 85.71 85.71 90.2 
3 3 1 33.33 66.67 73.59 7 6 5 71.43 78.57 84.88 
3 3 0 0 50 57.74 7 6 4 57.14 71.43 79.11 
3 2 2 66.67 66.67 75.46 7 6 3 42.86 64.29 72.84 
3 2 1 33.33 50 50.92 7 6 2 28.57 57.14 65.86 
3 2 0 0 33.33 0 7 6 1 14.29 50 54.08 
3 1 1 33.33 33.33 0 7 6 0 0 42.86 0 
3 1 0 0 16.67 0 7 5 5 71.43 71.43 79.45 
3 0 0 0 0 0 7 5 4 57.14 64.29 73.28 
Number of cells per phase = 4 7 5 3 42.86 57.14 65.98 
4 4 4 100 100 100 7 5 2 28.57 50 51.51 
4 4 3 75 87.5 91.02 7 5 1 14.29 42.86 0 
4 4 2 50 75 80.9 7 5 0 0 35.71 0 
4 4 1 25 62.5 69.78 7 4 4 57.14 57.14 65.97 
4 4 0 0 50 57.74 7 4 3 42.86 50 50.17 
4 3 3 75 75 82.27 7 4 2 28.57 42.86 0 
4 3 2 50 62.5 71.53 7 4 1 14.29 35.71 0 
4 3 1 25 50 52.04 7 4 0 0 28.57 0 
4 3 0 0 37.5 0 7 3 3 42.86 42.86 0 
4 2 2 50 50 50 7 3 2 28.57 35.71 0 
4 2 1 25 37.5 0 7 3 1 14.29 28.57 0 
4 2 0 0 25 0 7 3 0 0 21.43 0 
4 1 1 25 25 0 7 2 2 28.57 28.57 0 
4 1 0 0 12.5 0 7 2 1 14.29 21.43 0 
4 0 0 0 0 0 7 2 0 0 14.29 0 
Number of cells per phase = 5 7 1 1 14.29 14.29 0 
5 5 5 100 100 100 7 1 0 0 7.14 0 
5 5 4 80 90 92.92 7 0 0 0 0 0 
5 5 3 60 80 85.08 Number of cells per phase = 8 
5 5 2 40 70 76.57 8 8 8 100 100 100 
5 5 1 20 60 67.45 8 8 7 87.5 93.75 95.67 
5 5 0 0 50 57.74 8 8 6 75 87.5 91.02 
5 4 4 80 80 86.06 8 8 5 62.5 81.25 86.09 
5 4 3 60 70 78.13 8 8 4 50 75 80.9 
5 4 2 40 60 68.96 8 8 3 37.5 68.75 75.46 
5 4 1 20 50 52.92 8 8 2 25 62.5 69.78 
5 4 0 0 40 0 8 8 1 12.5 56.25 63.87 
5 3 3 60 60 69.15 8 8 0 0 50 57.74 
5 3 2 40 50 50.33 8 7 7 87.5 87.5 91.46 
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NA NB NC 
Voltage 
(%) 
bypassing  
Voltage 
(%) 
SVM 
Voltage 
(%) 
NS 
NA NB NC 
Voltage 
(%) 
bypassing  
Voltage 
(%) 
SVM 
Voltage 
(%) 
NS 
5 3 1 20 40 0 8 7 6 75 81.25 68.88 
5 3 0 0 30 0 8 7 5 62.5 75 81.97 
5 2 2 40 40 0 8 7 4 50 68.75 76.71 
5 2 1 20 30 0 8 7 3 37.5 62.5 71.08 
5 2 0 0 20 0 8 7 2 25 56.25 64.87 
5 1 1 20 20 0 8 7 1 12.5 50 54.49 
5 1 0 0 10 0 8 7 0 0 43.75 0 
5 0 0 0 0 0 8 6 6 75 75 82.27 
Number of cells per phase = 6 8 6 5 62.5 68.75 77.19 
6 6 6 100 100 100 8 6 4 50 62.5 71.53 
6 6 5 83.33 91.67 94.15 8 6 3 37.5 56.25 64.94 
6 6 4 66.67 83.33 87.77 8 6 2 25 50 52.04 
6 6 3 50 75 80.9 8 6 1 12.5 43.75 0 
6 6 2 33.33 66.67 73.59 8 6 0 0 37.5 0 
6 6 1 16.67 58.33 65.87 8 5 5 62.5 62.5 71.65 
6 6 0 0 50 57.74 8 5 4 50 56.25 64.89 
6 5 5 83.33 83.33 88.49 8 5 3 37.5 50 50.52 
6 5 4 66.67 75 82.14 8 5 2 25 43.75 0 
6 5 3 50 66.67 75.11 8 5 1 12.5 37.5 0 
6 5 2 33.33 58.33 67.17 8 5 0 0 31.25 0 
6 5 1 16.67 50 53.58 8 4 4 50 50 50 
6 5 0 0 41.67 0 8 4 3 37.5 43.75 0 
6 4 4 66.67 66.67 75.46 8 4 2 25 37.5 0 
6 4 3 50 58.33 67.34 8 4 1 12.5 31.25 0 
6 4 2 33.33 50 50.92 8 4 0 0 25 0 
6 4 1 16.67 41.67 0 8 3 3 37.5 37.5 0 
6 4 0 0 33.33 0 8 3 2 25 31.25 0 
6 3 3 50 50 50 8 3 1 12.5 25 0 
6 3 2 33.33 41.67 0 8 3 0 0 18.75 0 
6 3 1 16.67 33.33 0 8 2 2 25 25 0 
6 3 0 0 25 0 8 2 1 12.5 18.75 0 
6 2 2 33.33 33.33 0 8 2 0 0 12.5 0 
6 2 1 16.67 25 0 8 1 1 12.5 12.5 0 
6 2 0 0 16.67 0 8 1 0 0 6.25 0 
6 1 1 16.67 16.67 0 8 0 0 0 0 0 
6 1 0 0 8.33 0  
6 0 0 0 0 0 
 
4.4. Applications for CHB converters 
The CHB topology was conceived principally for its use in medium voltage and high 
power drives [87] (for high range of voltage, i.e. from 6.6 kV, CHB is in practice the only 
solution), as one of its main advantages is the modularity, and because it can be configured as 
a fault-tolerant topology, as it has been shown in the previous section. But this topology has 
two main disadvantages: 
- The necessity of an exhaustive design for the multi-pulse transformer, in such way 
that for all the secondary windings the leakage inductance be the same. 
Comparative analysis of Multilevel Converters for Medium-Voltage Applications 
82 
- High common-mode voltages are generated in the cells, especially in those that are 
further from the neutral point. This point is out of the scope of this Thesis. 
Even though its main application is as induction motor drives, the cascaded H-bridge 
converter has been used in other applications connected to the grid, and even for renewable 
energy resources integration [88], [89]. 
4.4.1. Drive applications 
As was mention, there are multiple examples of using the cascaded H-bridge converter 
for induction motor drives, whether for industrial applications [90]-[92] or automotive 
applications [93]-[94]. The operation and control basis of induction motors is explained in 
Appendix C, and whatever the application, the basic scheme for a drive based in CHB 
converter is shown in Figure 4.26. This application based on CHB topology will be studied in 
depth later in this work. 
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Figure 4.26. Basic scheme of an induction motor drive based on CHB converter. 
4.4.2. Power quality applications 
There are many examples of the use of CHB converters in flexible AC transmission 
systems (FACTS), like [95]-[96]. Probably one of the most used FACTS applications is the 
static compensator (STATCOM) system. There are also some examples in technical literature 
of the use of CHB in STATCOMs [97]-[99]. This application is illustrated in Figure 4.27 and 
will be studied in detail later. 
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Figure 4.27. Illustration of CHB converter used for a STATCOM system. 
4.4.3. Peculiarities of CHB converters control 
There are some considerations that should be having into account when the CHB is 
used. One of them is the voltage value considered to do the voltage references normalization 
before apply the desired modulation method. As in this converter there is not a single DC 
supply, but there are as many supplies as cells in the converter, the normalization process is 
done separately for each phase using the sum of the DC voltages of the cells in it. What means 
that the voltage reference for a phase is divided by the sum of its cells DC voltages before the 
modulation method is applied. The sum of the cells DC voltages in a phase can be considered 
as the equivalent DC voltage for this phase. This process is illustrated in the block diagram of 
Figure 4.28. 
The other main consideration to have into account is when the CHB is included in a 
power quality application such as a STATCOM. In this case, the input value for the DC 
voltage controller should be the average of equivalent DC voltage of the three phases. For 
better understanding of this process Figure 4.29 includes its block diagram. 
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Figure 4.28. Block diagram for the voltage references normalization process in the CHB converter. 
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Figure 4.29. Block diagram of the DC voltage reference calculation for the DC voltage controller in 
a CHB converter. 
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Chapter 5: MODULAR MULTILEVEL CONVERTER 
This chapter is about the topology known as Modular Multilevel Converter (MMC). 
This name makes reference to those converters that are composed by some submodules 
series-connected that share the same voltage source. Those submodules can have different 
structures, and their operation will depend on this factor. In the following subsections this 
topology is studied as well as its usual modulation methods and its industrial applications. 
As in the case of the cascaded H-bridge converter, the MMC has the advantage of its 
modularity, which can be very useful in case of fault in a device. This characteristic of the 
topology will be also studied in this chapter. 
5.1. Topology description 
As it was mention in chapter 2, Modular Multilevel Converter (MMC) topology is 
composed by some submodules connected in series per branch. This series connection 
remembers the cascade H-bridge topology, but with the difference that in this case all 
submodules share the DC source instead of having an isolated DC supply for each one. With 
this peculiarity, the general aspect for a three-phase MMC converter was shown in Figure 2.6, 
and it is reproduced again here in Figure 5.1. As it was mentioned, in each branch there are n 
submodules that are spread evenly in two arms: the upper and the lower, and this condition can 
be achieved only if n is an even integer. Both arms are connected together through two arm 
inductors named LMMC. As in the case of CHB, the number of submodules that a MMC has in 
each of its phases and their type determine the number of levels in the converter output 
voltage. In this way, a MMC with n 2-level submodules per phase will have n ⁄ 2 + 1 or n + 1 
levels in its output voltage depending on the modulation strategy (this point will be studied 
further ahead). 
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The kind of submodule chosen for the modular multilevel converter will determine the 
operation and the way of modulation. The submodules that compose a MMC can be of 
multiple configurations. The most used are the half-bridge and the full-bridge submodules 
(Figure 5.2), but there are more that can be used: NPC submodule, flying capacitor 
submodule, etc. [100]-[102]. In this work the submodule used is the half-bridge submodule 
(Figure 5.2.a) that is composed by two devices known as top and bottom, or 𝑆 and 𝑆̅; all the 
modulation methods explained and the examples shown are obtained using this type of 
submodule. According to this, and using the nomenclature that appears in Figure 5.1, the 
general expression for the phase-to-neutral voltage in a MMC with n submodules per branch 
can be calculated from: 
𝑣𝑋𝑁 =
1
2⁄ [(𝑣𝑆𝑀 𝑋(𝑛2+1)
+⋯+ 𝑣𝑆𝑀 𝑋𝑛) − (𝑣𝑆𝑀 𝑋1 +⋯+ 𝑣𝑆𝑀 𝑋(𝑛2)
)] (5.1)   
where X = A, B, or C. 
Vd
P
N
A
SM
C1
SM
C2
SM
C(n/2)
SM
C(n/2+1)
SM
C(n-1)
SM
Cn
B
C
iA
iB
iC
SM
A1vSMA1
SM
A2vSMA2
SM
A(n/2)vSMAn/2
SM
A(n/2+1)vSMAn/2+1
SM
A(n-1)vSMAn-1
SM
AnvSMAn
LMMC LMMC
LMMC LMMC
SM
B1
SM
B2
SM
B(n/2)
SM
B(n/2+1)
SM
B(n-1)
SM
Bn
LMMC
LMMC
 
Figure 5.1. General representation of Modular Multilevel converter. 
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Figure 5.2. Examples of half-bridge submodule a), and full-bridge submodule b). 
From Figure 5.1 and Figure 5.2.a) the reader can see that the output voltage of a generic 
submodule, SMk, depends on the state of the power devices that compose it (𝑆𝑘, and 𝑆?̅?). In 
such way, as the behavior of 𝑆?̅? is complementary to 𝑆𝑘, the output voltage of a submodule can 
be determined as: 
𝑣𝑆𝑀𝑘 = 𝑣𝑐𝑘 ∙ 𝑆𝑘 (5.2)   
The DC voltage, vDC, is shared among the submodules in each branch. The voltage 
distribution between the submodules depends on the used modulation strategy. In technical 
literature there are two strategies well defined that are known as N+1 and 2N+1, being N the 
number of submodules in an arm, or what is the same N = n/2 [103]-[104]. In the strategy 
2N+1 each arm is modulated independently, and the output voltage depends on the number of 
submodules connected in both arms, the upper and the lower. With this strategy the maximum 
number of voltage levels in the output is 2N+1. The disadvantage of this strategy is that as the 
number of submodules activated at the same time is not constant, large submodules voltage 
unbalances are generated, especially in the case of MMC with low number of submodules 
[105]. 
However in the strategy N+1 the submodules are modulated in such way that the 
number of activated submodules is always constant. This is done commutating inversely the 
upper and lower arms of each phase. Despite this strategy generates less output levels (N+1 as 
maximum), as the number of active submodules is constant, the capacitors voltage oscillations 
are reduced. 
In this work it is used the strategy N+1, so, as the number of active submodules is 
constant every time, the voltage of each submodule, vc, is calculated in the following way: 
𝑣𝑐 =
𝑣𝐷𝐶
𝑛
2⁄
 (5.3)   
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As it was mentioned, the upper and lower arms are commutated inversely; this is 
achieved making the submodules behavior on the upper arm complementary one by one with 
those of the lower arm. For example, Sn/2+1 complementary to S1, Sn/+2 complementary to S2, 
etc. In this way, the voltage in the upper arm, vu, and the lower arm, vl, can be calculated from 
the following expressions: 
𝑣𝑢 = ∑𝑣𝑐𝑘 ∙ (1 − 𝑆𝑘)
𝑛 2⁄
𝑘=1
 (5.4)   
𝑣𝑙 = ∑ 𝑣𝑐𝑘 ∙ 𝑆𝑘
𝑛
𝑘=𝑛 2⁄ +1
 (5.5)   
And the phase-to-neutral voltage comes from the equation 
𝑣𝑝ℎ−𝑁 =
𝑣𝑙 − 𝑣𝑢
2
 (5.6)   
what is equivalent to equation (5.1). 
Following the strategy chosen in this case, in the next section the most used techniques 
to modulate this kind of converters will be explained. 
Moreover, this topology has some peculiarities that must been considered. On one 
hand, due to the proper connection of the submodules in this topology, circulating currents are 
generated, and in order to avoid extra losses, these currents must to be cancelled. This issue is 
out of the scope of this thesis and because of that it is not explained in this work, but is well 
explained in the work [106], in which this author has collaborated. 
On the other hand, for the right operation of the converter, the voltage in all the 
submodules must be as most equal as possible; for this reason it is advisable to implement a 
method for balancing the capacitors voltage. This issue is related to the modulation of the 
converter and, hence will be treated in the next subsection. 
5.2. Modulation methods 
5.2.1. Pulse-Width Modulation for modular multilevel converters 
As was explained in the previous chapter, sinusoidal PWM (SPWM) is one of the most 
used modulation techniques for multilevel converters, and hence for MMCs. In the same way 
that for other kind of converters, in the case of the MMC, the SPWM is based in the 
comparison of a modulation signal with one or more carrier signals, and the result of that 
comparison is obtaining the firing signals for the devices that compose the submodules. 
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According to that, for a half-bridge submodule like the one depicted in Figure 5.2.a), the firing 
signal for the top device, 𝑆, and the bottom device, 𝑆̅, will be determined as follows: 
𝑆 = {
𝑂𝑛          𝑖𝑓     𝑣𝑚 ≥ 𝑣𝑐𝑟
𝑂𝑓𝑓        𝑖𝑓     𝑣𝑚 < 𝑣𝑐𝑟
 
𝑆̅ = {
𝑂𝑓𝑓       𝑖𝑓     𝑣𝑚 ≥ 𝑣𝑐𝑟
𝑂𝑛        𝑖𝑓     𝑣𝑚 < 𝑣𝑐𝑟
 
(5.7)   
where vm represents the modulation signal, and vcr stands for the carrier signal corresponding 
to this submodule. 
Figure 5.3 shows a representation of SPWM signals for a half-bridge submodule and 
the resultant harmonic content for the submodule output voltage, vSM. Note that in the 
harmonic content there is a hard continuous component, due to the output voltage oscillates 
between 0 and vc, and the principal band of harmonics are sited around the mf
th
 harmonic and 
its multiples. This harmonic disposition is similar to the obtained when a full-H-bridge is 
modulated with bipolar approach (Figure 4.5) except for the DC component. 
Figure 5.4 shows the evolution of the harmonics that compose the four firsts bands as 
the amplitude modulation index, ma, grows. In this figure it can be proved that the effect of 
DC component is very hard due to we are studying the output voltage of a single submodule. 
If the output voltage of a whole arm is studied, the DC component disappears as can be seen in 
Figure 5.5. 
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Figure 5.3. Representation of the SPWM signals for a half-bridge submodule, and harmonic content 
of the output voltage obtained (fm = 50 Hz, fcr = 750 Hz, mf = 15, ma = 0.85). 
  
Figure 5.4. Harmonic content of the output voltage for a half-bridge submodule, as a function of the 
amplitude modulation index, ma. 
As it was mentioned previously, only the N+1 strategy will be studied in this work. 
According to that, for the SPWM modulation scheme, in a MMC with five submodules per 
arm or, what is the same, ten per phase (N = 5, n = 10), it can be achieved a total of six levels 
in the output voltage (n/2 + 1, or N + 1). In those conditions, a carrier signal is needed for each 
submodule in an arm, in this case a total of five. The angle between carrier signals is 
calculated similarly to the CHB case: 
𝛿 =
2𝜋
𝑁𝑢𝑚 𝑜𝑓 𝑐𝑒𝑙𝑙𝑠 𝑖𝑛 𝑎𝑛 𝑎𝑟𝑚
 
(5.8)   
So, in this case, these carrier signals will have the same frequency and amplitude, and will be 
shifted an angle of 2/5 radians one from each other. As it was explained earlier, the 
submodules of the lower arm have complementary behavior to those in the upper arm. Figure 
5.5 shows an example of SPWM for a six-level MMC. 
Figure 5.5 shows as the phase-to-neutral voltage has its main band of harmonics around 
the 75
th
 harmonic, what is five times the carrier frequency (5 mf), and the second band is 
around 150
th
 harmonic, that is the double of the first band. 
In general terms, the first band of harmonics in a MMC with N submodules per arm is 
sited around the harmonic number N·mf. According to that, for each pair of submodules that is 
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added in a phase (one in each arm), the main harmonics band of the phase-to-neutral voltage 
splits mf harmonics to the right side. 
The evolution of bands around the 75
th
 and the 150
th
 harmonics (first and second bands) 
has been analyzed, and the results are shown in Figure 5.6. As happened in the case of CHB, 
in this case it can be seen that the number of harmonics that compose the first and second 
bands is higher than in the case of a single half-bridge submodule, but their amplitudes are 
lower and their location is further from the fundamental harmonic. And also the DC 
component is eliminated as the output voltage is symmetrical respect to the zero level. 
  
Figure 5.5. Example of SPWM scheme for a six-level MMC (fm = 50 Hz, fcr = 750 Hz, mf = 15, 
ma = 0.85), for a generic phase X (where X = A, B, or C). 
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Figure 5.6. Evolution of first (around 75th) and second (around 150th) harmonic bands as a function 
of ma. 
5.2.2. Space vector modulation 
As was mentioned in the previous chapter, the space vector modulation conveniently 
provides more flexibility to optimize switching waveforms due to the existence of redundant 
switching states and adjustable duty cycles, and it is suitable to be digitally implemented [73]. 
But the disadvantage comes when there is a high number of levels in the converter, in those 
cases the algorithm complexity grows. As was illustrated in section 4.2.2, if a converter has n 
voltage levels, there are n
3
 switching states and 6·(n-1)
2
 triangles in its corresponding space 
vector diagram [77]. 
Instead of handling a high number or space vectors and switching states, there are 
methods based on the SVM that simplify the complexity of this modulation. For example, in 
[79] is presented a method that avoids the use of coordinate transformations and allows its 
adaptation for any number of levels in the converter, n, with minimum modifications. This 
algorithm consists on find the four closest space vectors to the voltage reference vector, as is 
shown in the example of Figure 5.7. See as Vab
n
, Vbc
n
, and Vca
n
, represent the normalized 
projections of Vref over the axes ab, bc, and ca, respectively. 
According to that, the closest vectors Vul, Vlu, Vuu, and Vll, are calculated through the 
upper and lower rounded integer values of Vab
n
 and Vbc
n
 in the following way: 
𝑉𝑢𝑙 = [
⌈𝑉𝑎𝑏
𝑛 ⌉
⌊𝑉𝑏𝑐
𝑛 ⌋
]                          𝑉𝑢𝑢 = [
⌈𝑉𝑎𝑏
𝑛 ⌉
⌈𝑉𝑏𝑐
𝑛 ⌉
] 
𝑉𝑙𝑢 = [
⌊𝑉𝑎𝑏
𝑛 ⌋
⌈𝑉𝑏𝑐
𝑛 ⌉
]                          𝑉𝑙𝑙 = [
⌊𝑉𝑎𝑏
𝑛 ⌋
⌊𝑉𝑏𝑐
𝑛 ⌋
] 
(5.9)   
As it can be seen in Figure 5.7, Vul and Vlu are always two of the three vectors that 
delimit the triangle where lays the reference vector. The third vector of that triangle is chosen 
following these rules: 
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{
𝑉𝑢𝑢    𝑖𝑓      𝑉𝑐𝑎
𝑛 + (⌈𝑉𝑎𝑏
𝑛 ⌉ + ⌊𝑉𝑏𝑐
𝑛 ⌋) < 0
𝑉𝑙𝑙     𝑖𝑓      𝑉𝑐𝑎
𝑛 + (⌈𝑉𝑎𝑏
𝑛 ⌉ + ⌊𝑉𝑏𝑐
𝑛 ⌋) > 0
 (5.10)   
ab
-ca
Vlu
VulVll
Vuu
     n  
Vab
     n  
Vbc
     n  
Vca
    
Vref
bcB
A
 
Figure 5.7. Example of the localization of the four closest space vectors to the reference, in a space 
vector diagram for a 6-level converter. 
The way of calculating the duty cycles for these three vectors depends on whether the 
third vector is Vuu or Vll. If Vll the duty cycles are calculated as follows: 
{
𝑑𝑢𝑙 = 𝑉𝑎𝑏
𝑛 − ⌊𝑉𝑎𝑏
𝑛 ⌋
𝑑𝑙𝑢 = 𝑉𝑏𝑐
𝑛 − ⌊𝑉𝑏𝑐
𝑛 ⌋
𝑑𝑙𝑙 = 1 − 𝑑𝑢𝑙 − 𝑑𝑙𝑢
 (5.11)   
In the case of the third vector is Vuu, the duty cycles will be: 
{
𝑑𝑢𝑙 = −(𝑉𝑏𝑐
𝑛 − ⌈𝑉𝑏𝑐
𝑛 ⌉)
𝑑𝑙𝑢 = −(𝑉𝑎𝑏
𝑛 − ⌈𝑉𝑎𝑏
𝑛 ⌉)
𝑑𝑙𝑙 = 1 − 𝑑𝑢𝑙 − 𝑑𝑙𝑢
 (5.12)   
The switching states to be applied are selected after determining the available states for 
each vector. The selection is done through the following formula: 
[
k
k − 𝑉(1)
k − 𝑉(1) − 𝑉(2)
] (5.13)   
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where k  [0, n-1], and V(1) and V(2) are the ab and bc components respectively of the 
corresponding vector (Vul, Vlu, Vuu, Vll). 
5.2.3. Nearest level modulation 
Nearest level modulation is a modulation technique very interesting to apply to MMCs 
with large number of submodules. Considering that nowadays in industry there are MMCs of 
up to more than 200 submodules (for example, INELFE project [107] presents MMCs with 
401 levels), this technique supposes a clear advantage over other modulation methods like 
SPWM or SVM: following with the same example, for modulate with SPWM a MMC with 
800 submodules a total of 400 carrier signals would be necessary; and in the case of using 
SVM with a MMC like that, the number of switching states would be 401
3
. As the reader can 
see, in a case like that the complexity of applying SPWM or SVM makes them unfeasible to 
use. 
NLM is based on generating the reference voltage by using two different voltage levels. 
Applying each voltage level during a certain period of time is possible to generate a signal 
whose mean value is the desired value.  The principle of operation of this method is explained 
in [108], and it is briefly illustrated in Figure 5.8, where VN and VN-1 are respectively the 
voltages corresponding to a certain level, and the immediately lower level, Vref is the desired 
voltage, d is the duty cycle, and Tsw is the period corresponding to the chosen switching 
frequency, fsw. 
    
Vref
    
VN
    
VN-1
Tsw
d 1- d
 
Figure 5.8. Illustration of the operation principle of Nearest Level Modulation. 
Obviously, the total number of levels in which the output signal can be divided depends 
on the number of submodules in the MMC. The generalized formula for two generic 
consecutive levels (N-1 and N) is the following: 
𝑉𝑟𝑒𝑓 = 𝑉𝑁𝑑 + 𝑉𝑁−1(1 − 𝑑) (5.14)   
where the desired output, Vref, is sited between the consecutive voltage levels VN and VN-1. The 
duty cycle (d) for each switching period (Tsw) is calculated according to the following: 
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𝑁 = ⌈𝑉𝑟𝑒𝑓⌉ 
𝑑 = 𝑉𝑟𝑒𝑓 − ⌊𝑉𝑟𝑒𝑓⌋ 
(5.15)   
Figure 5.9 illustrates the voltage waveform generation of an arm in a MMC with five 
submodules per arm using NLM. 
ωt
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3Vc
2Vc
Vc
0
Vo
    
Vref
5Vc
4Vc
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d 1- d
 
Figure 5.9. Voltage waveform generation of an arm in a MMC that has ten submodules per phase 
using NLM. 
5.2.4. Selective harmonic elimination for MMCs 
As in the case of NPC and CHB converters, the SHE for MMC is based on the off-line 
calculation of the switching angles for the converter devices according to mathematical 
equations derived from the Fourier series. 
The basis of SHE for modular converters were explained in section 4.2.3 for a generic 
number of levels. Now the particular case of solving the SHE problem to modulate a 6-level 
converter eliminating the first fifteen odd non-triple harmonics will be explained. 
The general expression for the amplitude of any harmonic in a multilevel waveform 
appeared in equation (4.9), and the general formulation for the SHE problem with a set of N 
angles was expressed in equation (4.10). According to those expressions, the formulation of 
SHE problem for a 6-level converter only needs a little change due to in a waveform with six 
levels there is not zero level (see Figure 5.10). So, in the case that concerns to us, the generic 
expression of any harmonic amplitude is: 
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ℎ𝑛 =
4𝑉𝑐
𝑛𝜋
[
1
2
+ cos(𝑛𝜃1) − cos(𝑛𝜃2) + ⋯+ cos(𝑛𝜃𝑘1) + cos(𝑛𝜃𝑘1+1)
− cos(𝑛𝜃𝑘1+2) +⋯+ (−1)
𝑁+1 ∙ cos(𝑛𝜃𝑁)] 
(5.16)   
Equation (5.16) must to be understood having into account that the quarter-wave 
symmetry is used to generate the voltage waveforms, as in the previous explained cases. 
θk1+1
θNθk1θ2θ1
π/2
0.5Vc
1.5Vc
2.5Vc
-0.5Vc
-1.5Vc
-2.5Vc
3π/2π 2π
θk1+2
 
Figure 5.10. SHE waveform shape with N switching angles for a 6-level converter. 
According to equation (5.16), the equations system to be solved in this case to 
eliminate fifteen harmonics in a 6-levels MMC (being k1 = 7) is the following: 
𝑓1(𝜃) =
1
2
+ cos(𝜃1) − cos(𝜃2) + ⋯+ cos(𝜃7) + cos(𝜃8) − cos(𝜃9) + ⋯+ cos(𝜃16)
=
𝜋𝑉𝑐
4
𝑚 
𝑓2(𝜃) =
1
2
+ cos(5𝜃1) − cos(5𝜃2) + ⋯+ cos(5𝜃7) + cos(5𝜃8) − cos(5𝜃9) + ⋯
+ cos(5𝜃16) = 0 
𝑓3(𝜃) =
1
2
+ cos(7𝜃1) − cos(7𝜃2) + ⋯+ cos(7𝜃7) + cos(7𝜃8) − cos(7𝜃8) + ⋯
+ cos(7𝜃16) = 0 
⋮ 
𝑓16(𝜃) = cos(47𝜃1) − cos(47𝜃2) + ⋯+ cos(47𝜃7) + cos(47𝜃8) − cos(47𝜃9) + ⋯
+ cos(47𝜃16) = 0 
(5.17)   
As was explained in previous chapters, these equations are non-linear and 
transcendental, so an approximation method is needed to obtain the solution. In this case the 
genetic algorithms technique has been applied to solve the SHE problem with the explained 
characteristics. The solution can be found in Figure 5.11, and in Figure 5.12 is depicted the 
harmonic content of phase-to-neutral and phase-to-phase voltages when that solution is 
applied to a 6-level MMC. 
Chapter 5: Modular Multilevel Converter 
97 
 
Figure 5.11. Solution set of angles for eliminating the first fifteen odd non-triple harmonics in a 
6-level converter. 
  
Figure 5.12. Harmonic content of the phase to neutral (up) and the phase to phase (down) voltages 
when SHE modulation is applied to a 6-level MMC to eliminate fifteen harmonics 
(ma = 0.85). 
5.2.5. Capacitors voltage balancing algorithm 
In this work, in order to balance the voltage between all the submodule capacitors in a 
phase, the method proposed in [109] is used. This algorithm acts over the switching signals, so 
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it is independent from the modulation method used. The moment of application of this voltage 
correction can be better understand seeing Figure 5.13. 
MMC 
Control
PWM
Carrier Signals 
Generator
Capacitor 
Voltage Balance 
Algorithm
MMC
vref
vcrs
S1,S2,... S’1,S’2,...
vC1,vC2,...
Iup1,Ilow1,
Iup2,Ilow2,...
 
Figure 5.13. Block diagram of the application of the capacitors voltage balance method. 
This algorithm works only if a capacitor voltage is over or under a certain threshold 
values. So if an imbalance is detected, the algorithm evaluates the current flow in order to 
identify if it is charging or discharging the capacitors: if the current flow is negative means 
that it is charging the capacitors; and if it is positive, it is discharging them. The next step is 
selecting which submodules switch on and which switch off. This task is done attending to the 
following criteria: 
- If the current flow is negative the capacitors are charging, therefore the capacitor 
with the maximum voltage must be switch off and the capacitor with the minimum 
voltage must be switch on. 
- Otherwise, if the current flow is positive the action should be opposite to the 
previous case: as the capacitors are discharging, the submodule with the minimum 
voltage is switch off in order to stop the discharge, and the capacitor with the 
maximum voltage is switch on with the aim to balance the voltages. 
Figure 5.14 shows a flux diagram of this method operation. 
vCmax - vCmin > vThreshold
Yes Iarm < 0 No
Charging current:
- Switch off SM with vCmax
- Switch on SM with vCmin
Discharging current:
- Switch on SM with vCmax
- Switch off SM with vCmin
Start algorithm
 
Figure 5.14. Flux diagram of the capacitors voltage balancing method. 
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5.3. MMC operation under fault condition 
As in the case of CHB converter, there are some kinds of faults than can occur in a 
MMC converter. The worst one is a DC fault, and to protect the converter against this kind of 
fault, a thyristor is usually installed in parallel with each submodule in order to bring an 
alternative path for the current without causing damage in it, as it can be seen in the scheme of 
Figure 5.15. 
vSM
+
vc
-
ThyristorBypass
 
Figure 5.15. Scheme of a MMC submodule including the protection against DC fault. 
Leaving apart other kind of faults, in this work is studied the case of fault in a 
submodule. In such case, the first thing to do is to bypass the damaged submodule in order to 
create an alternative path for the current. The opposite submodule in the complementary 
branch must be bypassed too in order to maintain even the number of submodules in the phase. 
According to that, the DC voltage is shared between the remaining submodules of the same 
phase, supposing this fact an increment in the capacitor voltage, ΔvC. This voltage increment 
can be calculated as 
∆𝑣(%) = 100 ∙ (
𝑛
𝑛′
− 1) (5.18)   
where n is the original number of submodules in each phase, and n´ is the number of 
remaining submodules after bypass the faulty one and its opposite. 
Following equation (5.18), Figure 5.16 shows as the increment grows exponentially 
with the number of faulty submodules. In this scenario it is necessary to define where should 
be fixed the limit of the voltage increase in order to not damage the capacitors. Usually, the 
converters are designed with the guarantee to keeping working with a percentage of faulty 
submodules between 20% and 30%, what suppose an increment of the voltage between 
25-45%. In this case, this author fixes as maximum having 50% of faulty submodules, what 
will be translated in double the voltage for the remaining submodules. 
Comparative analysis of Multilevel Converters for Medium-Voltage Applications 
100 
 
Figure 5.16. Illustration of how the increment in the capacitor voltage grows as the number of faulty 
submodules in a phase increases. 
Having the previous into account, Figure 5.17 illustrates the process of actuation if a 
fault in a submodule is detected. In such case, as some submodules are bypassed the 
corresponding phase will have in its output a voltage signal with the same amplitude but with 
less levels, which mean worse THD. As in MMC the DC voltage is maintained during a fault, 
the fault-tolerant method explained in subsection 4.3.4 cannot be implemented. 
Faulty 
submodule
Byppasing 
faulty SM and 
its opposite
Bypassed 
submodules
Vd is shared among 
the remaining 
submodules
Vd Vd Vd
+20%
+20%
+20%
+20%
+20%
+20%
+20%
+20%
+20%
+20%
 
Figure 5.17. Illustration of the operation process in case of fault in a submodule. 
Instead of that, one thing than can be done is rearrange the carrier signals in the phase 
with bypassed submodules in order to maintain the even symmetry in the output signal. This is 
done through the calculation of the angle between the carriers having into account the actual 
number of submodules: 
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𝛿 =
2𝜋
𝑛′
2
 (5.19)   
According to the previous, in Figure 5.18 is shown an example of this technique and is 
illustrated how the harmonic content of the voltage signal corresponding to the phase with 
bypassed submodules improves, as the resultant voltage signal has even symmetry. In that 
figure, it can also be seen that bypassing the fault submodule and its opposite the number of 
levels of the output voltage changes from six to five. That is the reason why the harmonic 
content in the last case (with the bypassed submodules and the carrier signals rearranged) has 
its main band of harmonics closer to the origin than in the first case (without faulty 
submodules). 
 
Figure 5.18. Illustration of the rearrangement done in the carrier signals when two submodules are 
bypassed in a 10-submodules (6-levels) MMC converter. 
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5.4. Applications for MMC converters 
The modular multilevel converter was proposed as a solution for high voltage 
applications [110]-[112], especially for high voltage DC (HVDC) connections [113]-[117] and 
for wind power integration [118]-[120]. Over the years this topology has been developed also 
for other kind of applications such as battery energy store systems (BESS) [121], static 
compensators [122]-[124], and AC motor drives [125]-[128]. These two last cases have been 
studied in this work. 
5.4.1. Power quality applications 
As was said previously, MMC also has been used for grid connected applications. In 
this work the case of MMC used for a STATCOM system is studied in depth in Chapter 7, but 
the general scheme for this kind of connection can be seen in Figure 5.19. 
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Figure 5.19. General scheme of a STATCOM system based on a MMC converter. 
5.4.2. Drive applications 
As in the previous case, the use of a MMC converter for an induction motor drive is 
studied in detail later. The basis scheme for this application appears in Figure 5.20. 
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Figure 5.20. Basic scheme of motor drive using a MMC converter. 
5.4.3. Peculiarities of MMC converter control 
It is worth to mention that, whatever be the application in which the modular multilevel 
converter is used, it is necessary to implement some special controllers proper for this 
topology. On one hand, as was mentioned previously, due to the proper structure of this 
converter circulation currents are generated. These circulating currents get worse the harmonic 
content of the output signals, so it is advisable to implement controllers to try to eliminate 
them. 
On the other hand, it is important that the voltage in all submodules is as better 
balanced as possible to guarantee a right operation. For this purpose it is advisable to 
implement a capacitors voltage balancing method like the explained in subsection 5.2.5. 
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Chapter 6: EXPERIMENTAL SETUPS 
This Thesis work has been developed in the University of Alcalá, within the Group of 
Electronic Engineering Applied to Renewable Energy Systems (GEISER for the Spanish 
acronym). This research group has in its laboratory some prototypes that have been used in 
this work and in which the author has collaborated in different stages of their development. 
Also some tests have been done in a medium-voltage CHB prototype built by the company 
Sedecal Control, which is a partner of the GEISER group. The author of this thesis has 
collaborated in the development of some control algorithms for that prototype. 
Before presenting different experimental results, those prototypes are described in this 
chapter. Specifically the prototypes that have been used and that are described in this chapter 
are the following: 
- a back-to-back DNPC converter that was built in 2005, and in which this author has 
tested some control algorithms. 
- a nine-levels cascaded H-bridge converter fully designed and built by this author 
under the supervision of her mentor. 
- a thirteen-levels cascaded H-bridge converter designed and built by the company 
Sedecal Control with the collaboration of the GEISER group, and 
- a six-levels modular multilevel converter fully designed in the GEISER group, and 
in whose start up this author has collaborated. 
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6.1. Back-to-back diode neutral point-clamped converter 
The DNPC prototype existing in the GEISER research lab was developed in 
collaboration with the company Sedecal Control as a part of the project CONDOR II 
(ENE2005 08721 C04-01). The final result of this project is a 100 kVA back-to-back DNPC 
converter controlled through a control board based on DSP and FPGA. 
This prototype can be divided in two well-differentiated parts: the power system and 
the control board. These parts will be described in the following subsections, and their 
relationships can be seen in Figure 6.1. 
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Figure 6.1. Diagram of back-to-back DNPC prototype. 
6.1.1. Power system description 
The power system is shown in Figure 6.2, and it is composed by the two DNPC 
converters and the grid filter that in this case is type LCL. The first DNPC converter is 
connected to the grid through the LCL filter, and the second converter is connected to an AC 
machine. This structure is bidirectional, what means that it can be used to operate the AC 
machine with power from the grid, and also it could be used as an energy generator. 
The main characteristics of the power system are summarized in Table 6.1. 
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Table 6.1. Main characteristics of the DNPC prototype power system. 
Nominal Power 100 kVA 
Nominal Voltage 400 VAC 
Maximum DC voltage 1200 V 
DC capacitors 2000 μF / 750 VDC 
IGBTs FD300R12KE3 
DF300R12KE3 
Filter L1 0.5 mH / 175 Arms 
L2 0.25 mH / 150 Arms 
Co 100 μF / 400 VAC 
 
 
Figure 6.2. Two DNPC converters in back-to-back configuration that are in the GEISER research 
laboratory. 
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6.1.2. Control system description 
The prototype control system consists on a DSP and a FPGA working together in the 
same processing board. This system was designed to meet the following requirements: 
- Being flexible enough for its use in research projects and in final prototypes, and 
allowing an easy programming in C language, and the direct compilation from 
Matlab/Simulink. 
- Having computational capacity enough to implement complex algorithms into it. 
- Being a scalable platform and allowing its connection to other control systems that 
could operate at the same time in the case to be used in a distributed system. 
To meet those objectives, the control platform is split into two subunits: the first one, 
containing the DSP, has as main target the efficient resolution of high grade computational 
algorithms; the second one that includes the FPGA and other electronic elements is 
responsible of implementing the configurable logic to perform the communications, the data 
acquisition, and other auxiliary functions. 
Figure 6.3 shows the designed multiprocessor board, and the tasks distribution between 
both processors is summarized in Table 6.2 
 
Figure 6.3. Control board for the DNPC converters, which is based in DSP+FPGA. 
Table 6.2. Tasks distribution between DSP and FPGA. 
DSP 
Current controllers 
Reference frames transformations (abc ↔ dq) 
DC-bus voltage controller 
Grid monitoring 
FPGA 
Global synchronization of multiprocessor system 
PWM generation 
Processing input/output signals 
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6.2. Cascaded H-bridge converter built in GEISER research lab 
The CHB converter that is in the GEISER research lab is a nine-levels (four-cells), 
50 kVA prototype. The prototype design was done allowing the use of CHB converter in 
power quality applications and also as a drive system, with only doing changes in the control 
code. Moreover, it was designed with the possibility to bypass three of its twelve cells in order 
to test fault-tolerant methods. 
The CHB prototype is composed of 12 cells distributed in three phases, a multi-pulse 
transformer that supplies the 12 independent DC voltages to feed the cells, and the hardware 
control platform that is based in dSPACE and in a Microzed System-on-Chip board. 
Figure 6.4 shows a general scheme of the CHB prototype. As the reader can see, 
operating adequately circuit breakers 1, 2, and 3, the system can be configured as a drive or as 
a power quality application. In Figure 6.4 also are represented with a different color the three 
cells that can be bypassed (B1, C1, and C2). In the next subsections the subsystems in which is 
divided the prototype are explained: the power system and the control system. 
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Figure 6.4. General scheme of the CHB prototype existing in GEISER research laboratory. 
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6.2.1. Power system of CHB prototype 
The CHB prototype that has been built in the laboratory is represented in the scheme 
shown in Figure 6.5. The converter is composed by four cells per each branch that are feed by 
a multi-pulse transformer. Each of the cells is based in two half-bridge devices and a capacitor 
of 3900 μF. In Figure 6.6.a) the real prototype appears: cells A1, A2, B1, B2, C1 and C2 are 
sited in in the right locker, and the rest of the cells are located in the left one. The features of 
the components that compose the cells of the converter are summarized in Table 6.3. 
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Figure 6.5. Scheme of the CHB converter and multi-pulse transformer. 
Table 6.3. H-bridge cells main features. 
Half-bridges (two per cell) Fuji ‘2MBI300U4N-170-50’ 
Drivers (one per half-bridge) SCALE-2 Plug&Play Driver ‘2SP0115T2A0-12’ 
Capacitors (one per cell) Nichicon ‘LNY2G392MSEH’ (3900 μF, 400 V) 
 
In order to minimize the harmonic currents in the system the multi-pulse transformer 
(Figure 6.6.b)) must be designed correctly with appropriated phase displacements between its 
windings. In this case, as four cells per phase must be fed, the displacement is 15º between 
windings (for better understanding the design process, see Appendix A). Table 6.4 summarizes 
the main characteristics of the multi-pulse transformer that has been built for this prototype. 
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Connected to each output winding is a rectifier ‘Semikron SKD 83-16’ that supplies the DC 
voltage for each cell. 
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Figure 6.6. Illustration of the 12 cells that compose the CHB converter a); and the multi-pulse 
transformer used to feed them b). 
Table 6.4. Characteristics of multi-pulse transformer used to feed CHB converter. 
Nominal Power 50 kVA 
Primary Voltage 400 V 
Secondary Voltage (each winding) 125 V 
Phase displacement – Connection  
 Primary winding Star 
 Secondary winding 1 30º – Delta 
 Secondary winding 2 15º – Z-1 
 Secondary winding 3 0º – Star 
 Secondary winding 4 -15º – Z-2 
 
6.2.2. Control system for the CHB prototype 
In order to control the proposed prototype a hardware platform has been designed and 
implemented, which is composed of a dSPACE platform and a Microzed System-on-Chip 
board. 
Comparative analysis of Multilevel Converters for Medium-Voltage Applications 
112 
The advantage of use a fast prototyping platform like dSPACE is that the control 
algorithms can be implemented directly in Simulink format, as this tool allows linking its own 
software with Matlab/Simulink. The main drawback in this case was that as there are twelve 
cells in the converter, 48 switching signals are need, and this quantity was not available for the 
dSPACE system existing in the lab. So, the adopted solution was implementing the control 
algorithms and generating the reference voltage signals for the three phases with dSPACE, and 
sending these signals to the Microzed SoC board where the switching signals are calculated. 
So, on one hand, the commercial dSPACE platform is the responsible to execute the 
control algorithms and to acquire the required analogic signals, and on the other, the SoC 
board is used to generate the Pulse-Width Modulation (PWM) signals. The control system 
designed is represented in Figure 6.7, and it works as follows: 
- The signals are measured by the sensors board, and the data acquisition is 
performed by the DS4003 A/D board. 
- The DS1006 processing board executes the control algorithms and the reference 
voltages and circuit breakers control signals are obtained. The algorithms and 
controllers are programed directly in a Simulink model and then this model is 
compiled to be used in the dSPACE. 
- The reference voltage is sent through the DS2004 digital I/O board to the Microzed, 
where the PWM is generated. Also through the DS2004 board the control signals 
for the circuit breakers are sending. 
- The PWM signals are generated using the Programmable Logic (PL) part of this 
board. For this purpose carrier based PWM is used. 
- Finally, the PWM signals are applied to the IGBTs. 
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Figure 6.7. Representation of the control platform designed for the CHB converter. 
Chapter 6: Experimental setups 
113 
Figure 6.8 shows the Microzed based SoC board for generating the PWM signals. 
 
Figure 6.8. Illustration of SoC board based on Microzed. 
6.3. Thirteen-levels CHB prototype built by Sedecal Control 
As was mentioned at the beginning of this chapter, some of the tests included in this 
Thesis have been done in a six-cells thirteen-levels CHB prototype owned by Sedecal Control, 
which has been designed to work as a medium-voltage drive. The description of this prototype 
is included in this chapter because it has been developed as a collaboration project between 
this company and the GEISER group, and this author has collaborated in the development of 
some of the control algorithms for this converter. In the following subsections the power and 
control systems of this prototype will be explained. As there is a no-disclosure agreement 
(NDA) related to this prototype, only the non-protected information will be included in this 
section. 
6.3.1. Power system of the thirteen-levels CHB prototype 
As it was previously said, the prototype build by this company is a six-cells CHB 
designed to feed 6600 V induction motors. The main scheme of this prototype of 
medium-voltage drive is depicted in Figure 6.9. As it can be seen in that picture, the system is 
composed by a multi-pulse transformer and the eighteen cells cascaded connected that feeds 
the induction motor. The characteristics of the multi-pulse transformer are summarized in 
Table 6.5, and Figure 6.10 and Figure 6.11 illustrate the real prototype. 
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Figure 6.9. Main scheme of the six-cells thirteen-levels CHB prototype build by Sedecal Control. 
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Figure 6.10. Illustration of the six-cells CHB converter developed by Sedecal Control. 
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13-L CHB
Multi- pulse transformer
 
Figure 6.11. Back view of the thirteen-levels CHB prototype: the converter (left side) and multi-pulse 
transformer (right side). 
Table 6.5. 18-secondary windings multi-pulse transformer parameters. 
Nominal Power 1.5 MVA 
Primary Voltage 6.6 kV 
Secondary Voltage (each winding) 760 V 
Phase displacement – Connection  
 Primary winding Star 
 Secondary winding 1 30º – Delta 
 Secondary winding 2 20º – Z-1 
 Secondary winding 3 10º – Z-1 
 Secondary winding 4 0º – Star 
 Secondary winding 5 -10º – Z-2 
 Secondary winding 6 -20º – Z-2 
 
6.3.2. Control system of the thirteen-levels CHB prototype 
For the control of the thirteen-levels CHB prototype the main requirement is the high 
number of signals to be acquired from and sent to the converter. In order to handle such 
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number of signals, in this case a hardware platform based on a Xilinx ZC702 System on Chip 
was chosen. To communicate that platform with the distributed boards that control each of the 
cells, there is an interface board. The main control system for this converter is very similar to 
that what will be widely explained in the following section for the MMC prototype. Figure 
6.12 illustrates the two platforms that compose the main control system for this prototype: the 
ZC702 SoC platform (in the lower part), and the interface board (in the upper part). Once the 
control algorithms are executed in that platform, corresponding control signals are sent to the 
distributed control boards that control the modulation of each cell. 
 
Figure 6.12. Illustration of the control system for the six-cells CHB prototype. 
6.4. Modular multilevel converter 
The MMC prototype existing in the GEISER research laboratory is a six-levels (ten 
submodules per phase) converter. As in the previous cases, the prototype is composed by the 
power system and the control platform used to implement the algorithms and controllers. 
6.4.1. Power system of the MMC prototype 
In this case, the prototype is a six-levels MMC converter. This converter is composed 
of ten submodules per phase (five in each arm), which have half-bridge configuration. So, in 
the converter there are a total of 30 half-bridge modules that in this case are IGBTs. Each 
submodule can handle up to 150 A, and 600 V, and the nominal power of the converter is 
25 kVA. Table 6.6 summarizes the main characteristics of this converter. 
The general illustration of the MMC prototype is in Figure 6.13. In the upper side the 
three phases are located, and in the bottom part are the circuit breakers to connect the 
converter to the grid, and also the control board. Figure 6.14 shows in detail one phase, where 
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it can be seen the ten drivers corresponding with the ten half-bridges (sited behind the drivers) 
that compose the phase, and the voltage sensors for each submodule. 
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Figure 6.13. Illustration of MMC prototype. 
Table 6.6. MMC prototype main parameters. 
Nominal Power 25 kVA 
Nominal Voltage 400 V 
Half-bridge (one per submodule) ‘SKM145GB066D’ 
Drivers (one per half-bridge) ‘Skyper 32 R UL’ 
Capacitors (one per submodule) 2200 μF 
DC-bus Voltage 1200 V 
MMC inductor 0.5 mH 
Grid inductor 5 mH 
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Figure 6.14. Detail of one phase of the MMC prototype. 
6.4.2. Control platform for the MMC prototype 
The huge amount of signals to be measured in the MMC require the hardware platform 
to have high performance in order to process all the signals properly. As any commercial 
platform with the desired features was found, the control platform was full in-house designed. 
The designed hardware platform consists of two boards interconnected: the main of 
them is the ZC702 evaluation board manufactured by Xilinx, and it is based on a Z-7020 
System-on-Chip; the second one is a custom interface board. 
 The ZC702 board has two main tasks, on one hand the communication with the 
computer, and on the other the execution of power converter control algorithms. Taking 
advantage of the two ARM cores presented in the board, these tasks are performed in different 
cores reducing the processing time.  
The interface board acts as an interface between the power converter and the ZC702 
board. Its function is adapting the signals that are exchanged with the converter. The board has 
the following features: 
- 48 analog input signals 
- 64 fiber optics transceivers 
- 32 fiber optics receivers 
- 4 Input relays 
- 6 Output relays 
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The interface board is connected to the core board through the FPGA Mezzanine Card 
(FMC). Figure 6.15 shows both boards interconnected. 
 
Figure 6.15. Designed hardware platform for the MMC prototype. 
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Chapter 7: TOPOLOGIES COMPARISON AND 
RESULTS 
In this chapter a comparison between the studied topologies is done. First of all, a 
general comparison is done in order to show the advantages and drawbacks of each one, and 
after that some results obtained using these topologies in simulation models of different 
applications are summarized. GEISER research group has been working in the field of 
multilevel converters since 2002, and all the simulation models related to the controllers used 
in the developed work have been validated with experimental results previously. So that, the 
main aim of this chapter is to validate, by means of experimental results, the theoretical studies 
of modulation techniques and fault-tolerant methods of the multilevel topologies analyzed in 
this work. 
Moreover, in this chapter some simulation and experimental results of the application 
of the fault-tolerant method for the CHB converter explained in subsection 4.3.4 are 
summarized.  Also some experimental results obtained with the DNPC and MMC prototypes 
working in STATCOM systems are included in this chapter. 
7.1. General comparison of the studied topologies 
The studied topologies (DNPC, ANPC, CHB and MMC) can be compared attending to 
a lot of parameters. Table 7.1 shows their comparison based on the most representative of 
those parameters. For the modular topologies (CHB and MMC) some of the parameters are 
expressed as a function of their number of cells or modules per phase (n), and also for two 
examples: 3-levels case, and 9-levels case. 
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As it can be seen in Table 7.1, the main difference between the neutral point-clamped 
topologies and the other studied topologies is that these last ones are modular, and this fact 
allows increasing the number of levels in the phase-to-neutral output only adding modules in 
the phases of the converter. As drawback, the number of active devices increases as the 
number of modules grows, and hence the number of control signals also does, what means that 
the modulation method has to manage this increase. In terms of DC voltage supply, the 
difference is that the MMC and the neutral point-clamped topologies work with a single DC 
source; meanwhile the CHB converter needs an isolated DC-source for each cell. 
The differences between topologies when they are implemented in some applications 
are summarized in the following section; specifically the topologies have been tested as 
STATCOM, and in an induction motor drive. 
Table 7.1. General comparison between the studied topologies. 
 
NPC CHB MMC 
DNPC ANPC   
Number of levels 
3 
(fixed) 
3 
(fixed) 
2n + 1 
(variable) 
Example 1: 3 lev.(n =1) 
Example 2: 9 lev.(n =4) 
n/2 + 1 
(variable) 
Example 1: 3 lev.(n =4) 
Example 2: 9 lev.(n =16) 
Modularity No No Yes Yes 
DC-side connection 
Connected 
(Vd) 
Connected 
(Vd) 
Isolated 
(3n x E) 
Connected (Vd) 
Max/Min Output 
voltage (Ph-to-N) 
± Vd/2 ± Vd/2 
± nE 
(Ex1: ± E)  
(Ex2: ± 4E) 
± n/4 VC 
VC = 2Vd /n 
(Ex1 & Ex2: ± Vd/2) 
Fault-tolerant No No Yes Yes 
Number of active 
devices (3-phases case) 
12 18 
3·4·n 
(Ex1: 12)  
(Ex2: 48) 
3·2·n 
(Ex1: 24) 
(Ex2: 96) 
Number of non-active 
devices (3-phases case) 
6 0 0 0 
Number of capacitors 
(3-phases case) 
2 2 
3·n 
(Ex1: 3) 
(Ex2: 12) 
3·n 
(Ex1: 12) 
(Ex2: 48) 
Bidirectional behavior Yes Yes No Yes 
 
7.2. Comparison of topologies implementation in different 
applications 
The explained topologies have been simulated in Matlab/Simulink as part of a 
STATCOM, and of an induction motor drive. All the theoretical studies have been done in 
medium voltage models, but as, following safety standards, GEISER research lab has not 
Chapter 7: Topologies comparison and results 
123 
available a MV connection, also low voltage models have been developed, and these last ones 
have been used to obtain the results shown in this section. 
All the controllers used in those simulations have been designed to be adaptable from 
MV to LV, and vice versa. For each one of the selected applications, the models for the four 
topologies have been designed in such way that the controllers have the same parameters 
regardless of the used topology. 
The parameters compared after testing the simulation model with the different 
applications are the controller’s response for each topology, the harmonic content of the 
converters output signals, and the devices losses for the different topologies. 
7.2.1. STATCOM simulation models 
These simulations have been done in order to compare between them a 3L-ANPC, a 
3L-DNPC, a 9L-CHB (4-cells per phase), and a 9L-MMC (16-submodules per phase). 
The description and operation for a STATCOM system is described in detail in 
Appendix B. Figure 7.1 shows the general scheme used in this case, where a reactive power 
controller and a DC voltage controller have been implemented. The first of them controls that 
the reactive power generated or consumed by system follows its reference, and the second one 
is responsible of maintain the desired DC voltage for the converter. These controllers outputs 
are the references id* and iq* for the current controllers, whose outputs are the dq voltage 
references used to generate the switching signals for the chosen voltage source converter in 
each case. 
  Control System
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Figure 7.1. General scheme for a STATCOM application. 
So, four STATCOM models have been implemented each one with one of the studied 
topologies. The main data for these models are summarized in Table 7.2. The reader should 
note that in case of MMC topology, the filter values (R-L) include also the parallel of the own 
converter inductances. 
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Table 7.2. Main data for the STATCOM models. 
Nominal power 25 kVA 
Grid voltage 400 V 
Grid frequency 50 Hz 
Grid resistance 10 μΩ 
Grid inductance 1 mH 
Filter resistance 25 mΩ 
Filter inductance 5,5 mH 
Sample time 100 μs 
DC voltage reference 675 V 
 
Concerning to the DC voltage controller, the input to be controlled in the case of MMC 
and CHB topologies will be the averaged value of the three sums of all modules or cells 
voltages in each phase. In the case of CHB the desired voltage for each cell is 675/4 V. 
The modulation scheme used in all the models is the SPWM: with level-shift carriers 
for the NPC topologies, and phase-shifted in the case of MMC and CHB. The carrier signals 
frequency has been chosen in order to do two different comparisons: on one hand to compare 
the behavior of the different topologies using the same switching frequency for the devices, 
and on the other hand to obtain the same equivalent frequency in the point of common 
coupling (PCC). So, the switching frequency has been chosen to be 750 Hz (mf = 15) for the 
CHB and the MMC, what results in an equivalent frequency in the PCC of 6 kHz; and for the 
NPC topologies the models have been simulated twice: with fsw = 750 Hz (mf = 15) and with 
fsw = 3 kHz (mf = 60), what results in equivalent frequencies of 1.5 kHz and 6 kHz, 
respectively. 
In order to check the operation of the STATCOM model in each case, a reactive power 
reference has been fixed, being in all cases the same: 15 kVA in the first part of the simulation 
and -15 kVA in the second part. Note that in these models the output current of the converter 
is measured as positive (see Figure 7.1), so if the reactive power reference for the system is 
positive, it will work as a reactive power sink, or what is the same to say that it will have a 
capacitive behavior, consuming reactive power. Instead of this, if the reference is negative, it 
will generate reactive power, being a reactive power source, also known as inductive behavior. 
After simulate the four models with the specified conditions, it is proved in Figure 7.2 
that in all cases the reactive power follows its reference, although not in all the models the 
ripple of this variable is the same. It is clear to the naked eye that ANPC-based and 
DNPC-based STATCOMs produce reactive power with higher ripple. Table 7.3 quantifies the 
ripple in the different cases. 
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Figure 7.2. Reactive power obtained after simulate the models. 
Table 7.3. Reactive power maximum ripple using the different models (kVAr). 
 ANPC model 
(mf = 15) 
DNPC model 
(mf = 15) 
ANPC model 
(mf = 60) 
DNPC model 
(mf = 60) 
CHB model 
(mf = 15) 
MMC model 
(mf = 15) 
Q > 0 4.69 (31 %) 4.71 (31 %) 0.92 (6.6 %) 1.15 (7.7 %) 0.34 (2.3 %) 0.31 (2.1 %) 
Q < 0 4.38 (29 %) 4.38 (29 %) 1.39 (9.3 %) 1.39 (9.3 %) 0.42 (2.8 %) 0.32 (2.2 %) 
 
In relation to the signals through the PCC, there are differences using one converter or 
other, and also depending on the working mode of the system (if generates or consumes 
reactive power). Figure 7.3 shows the harmonic content of the PPC phase-to-phase voltage in 
the different situations, and Figure 7.4 contains the THD of the PCC current in the same cases. 
Note in Figure 7.3 that the Y-axis is configured between 0 and the 25% of the 
fundamental harmonic, what means that the voltage harmonics amplitudes are quite low in all 
cases. However, seeing the current THD values it can be observed that the distortion is lower 
in the cases of NPC topologies working at 3 kHz than working at 750 Hz. And it also can be 
seen that the distortion is lower for the modular topologies than for the NPC topologies. 
That peculiarity can be better observed in Figure 7.3, where the first band of harmonics 
in case of three-level topologies using a switching frequency of 750 Hz is around the 30
th
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MMC, the first band of harmonics is around the 120
th
 harmonic. This effect can be seen more 
easily when the STATCOM behaves as reactive power sink, because when it acts as a reactive 
power source the output voltage decreases and there is more harmonic content in it. 
In the case of the modular topologies the first band of harmonics appears around the 
120
th
 because they generate nine levels voltages, and the lower harmonics are cancelled 
between the different modules of each phase. For the clear understanding of the previous 
results and their meaning, Table 7.4 contains the theoretical place where is supposed to find 
the first band of harmonics for each topology. 
 
Figure 7.3. Harmonic content of the converter output phase-to-phase voltage for the different 
models and the two possible modes of working (generation and consumption of reactive 
power). 
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Figure 7.4. THD of the PCC current depending on the used converter and the operation mode. 
Table 7.4. Theoretical place where the voltage harmonics are placed for each topology. 
 ANPC model 
(mf = 15) 
DNPC model 
(mf = 15) 
ANPC model 
(mf = 60) 
DNPC model 
(mf = 60) 
CHB model 
(mf = 15) 
MMC model 
(mf = 15) 
Ph-to-ph 
voltage 
Around 30th Around 30th Around 120th Around 120th Around 120th Around 120th 
Ph-to-n 
voltage 
Around 15th Around 15th Around 60th Around 60th Around 120th Around 120th 
 
The losses in the power devices of the four studied topologies have been calculated 
from the devices voltages and currents. Analyzing these losses in the devices commutating at 
750 Hz some differences can be found. In Figure 7.5 appear the losses of the devices that 
compose each one of the studied topologies: 
- All the devices in a phase of the ANPC: S1 to S6. 
- The active devices in a phase of the DNPC (S1 to S4), and the clamping diodes of 
this phase (D01 and D02). 
- The devices that compose one cell of the CHB: S1 to S4. 
- The top and bottom devices of an upper submodule (SM1), and of a lower 
submodule (SM16). 
In the case of the modular topologies, although the losses in the devices of all the cells 
or submodules are not shown in Figure 7.5, these losses are similar to those that are shown in 
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the figure. Also it is assumed that the losses in the three phases are equal. Having those 
premises into account, the reader can see some things: 
- In the neutral point-clamped topologies the losses in the pairs of outer devices 
(S1-S4), inner devices (S2-S3), and clamped devices (S5-S6 or D01-D02) are similar, 
what means that the losses in a phase are equally distributed between the upper and 
lower parts. 
- Also in the NPC topologies the losses in the inner devices are higher than in the 
outer. This fact was expected since the inner devices lead current during the zero 
state/states and the outer do not. 
- The losses in the NPC topologies are similar in the case of inner and outer devices, 
but in the case of DNPC the losses in the clamped diodes are much higher than the 
clamped devices of ANPC. This fact increases a lot the total losses of the DNPC 
converter. 
- In the CHB converter the losses in all the devices that compose a single cell are 
similar. Due to the phase-shift modulation is applied the losses are almost equal for 
all the cells (for clarity reasons in Figure 7.5 only the losses in one cell have been 
shown). 
- In MMC the reader should note that, as the strategy N+1 is used and in each 
moment the number of activated submodules is the same, the average losses in an 
upper arm submodule (in this case SM1) and in a lower arm submodule (SM16) is 
similar. Note than the difference between the losses in top and bottom devices is 
due to the used modulation index. 
- Comparing the four topologies total averaged losses (Figure 7.6) it can be seen that 
DNPC topology generates the highest losses due to the clamping diodes. Moreover 
these losses are not evenly spread between its devices. The same happens with 
ANPC converter, its losses are not well distributed over all the devices. This is a 
disadvantage compared to the modular topologies as it contributes to the unequal 
ageing of the devices. 
- Of course, the losses shown in Figure 7.5 and Figure 7.6 are from the simulation 
results and hence they don’t include some other losses that real prototypes layout 
could produce. 
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Figure 7.5. Losses in the devices of each one of the studied topologies. 
 
Figure 7.6. Total average losses of the studied topologies during a period of the grid signal. 
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7.2.2. Induction motor drive simulation models 
In a similar way than in the previous case, a 3L-ANPC, a 3L-DNPC, a 9L-CHB (4-cells 
per phase), and a 9L-MMC (16-submodules per phase) have been compared when are used in 
an induction motor drive system. 
The description and operation of an induction motor drive is described in detail in 
Appendix C. In this case the motor is controlled with indirect field oriented control (FOC), 
such as is depicted in Figure 7.7. Basically, the implemented drive works as follows: the speed 
controller gets the speed reference value and generates the proper reference values for torque 
and flux. These values are sent to the flux oriented controller that is responsible of checking if 
the motor is magnetized, and also generates the corresponding references for the stator current 
dq-components. The requested current values are processed through the current controller that 
generates the voltage reference (vabc*). These voltage references are normalized with the DC 
voltage value in each case, and they are used to generate the switching signals for the 
converter. Note that the voltage references normalization in the case of the cascaded H-bridge 
converter is done following the explanation done in subsection 4.4.3. 
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Figure 7.7. General scheme for an induction motor drive controlled with indirect FOC. 
The four models of induction motor drive with the different topologies have been 
implemented with the same characteristics that are summarized in Table 7.5. In order to feed 
the different converters multi-pulse transformers have been used. The transformer 
characteristics are also summarized in Table 7.5. In the case of NPC topologies and the MMC 
converter the secondary windings are connected with the corresponding rectifiers, and then the 
DC voltages are connected in series in order to obtain a DC supply with low ripple. For having 
more details of this operation see Appendix A. 
And, as in the case of the STATCOM models, the modulation scheme used in all cases 
is the SPWM: with level-shift carriers for the NPC topologies, and phase-shifted in the case of 
MMC and CHB converters. As happened in the previous case, the CHB and MMC models 
have been simulated with a switching frequency of 750 Hz (mf = 15), and the neutral 
Chapter 7: Topologies comparison and results 
131 
point-clamped models have been simulated twice: with switching frequency of 750 Hz 
(mf = 15), and 3 kHz (mf = 60). This is done in order to compare the differences between the 
resultant equivalent frequencies in each case. 
Table 7.5. Main data for the drive models. 
Sample time 100 μs 
Induction Machine Siemens 1LA 163-4AA 
 Nominal power 11 kW 
 Nominal voltage 690 V 
 Nominal current 12.4 A 
 Poles 4 
 Nominal speed 1460 rpm 
 Nominal torque 72 Nm 
Multi-pulse transformer 
For ANPC, DNPC and MMC For CHB 
Voltage 400/125 V 
(4 windings) 
Voltage 400/125 V 
(12 windings) 
Connection Connection 
 Primary 400 V – Star  Primary 400 V – Star 
 Secondary Delta – 30º (1 winding) 
Z-1 – 15º (1 winding) 
Star – 0º (1 winding) 
Z-2 – (-15º) (1 winding) 
 Secondary Delta – 30º (3 windings) 
Z-1 – 15º (3 windings) 
Star – 0º (3 windings) 
Z-2 – (-15º) (3 windings) 
 
With the purpose of checking the operation of the motor drive models, both speed and 
torque references have been fixed, being the same in all cases. Those references change along 
the simulation time to emulate both spinning directions. Figure 7.8 shows the motor speed and 
torque obtained after simulate all the models in the previous conditions. As it can be seen in 
the figure both variables follows their references in all the cases. In order to illustrate the 
torque controller dynamics one of the transitions has been enlarged; and it can be seen how in 
the case of the MMC the controller is slightly slower than in the other cases, and it has also 
more oscillations. 
In relation to the motor voltages, there are differences using one converter or other, and 
also depending on the frequency modulation index stablished. Figure 7.9 shows the harmonic 
content of the motor phase-to-phase voltage in the different situations, and Figure 7.10 
contains the THD of the motor current in the same cases. 
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Figure 7.8. Motor speed and torque obtained after running the models. 
It can be seen in Figure 7.9 how the first band of harmonics appears around the 30
th
 
harmonic in the case of NPC topologies with mf = 15, and around the harmonic 120
th
 in the 
rest of cases. That is because the equivalent output frequency in the modular topologies is 
3 kHz. It can be also appreciated in that figure how the first band of harmonics in the cases of 
CHB and MMC is composed of a higher number of harmonics with less amplitude than in the 
case of NPC topologies working with mf = 60. This effect was explained in Figure 4.10 and 
Figure 5.5. In all cases the harmonics in the second band have greater amplitudes than in the 
first one. 
Figure 7.10 shows that the current THD is higher in the case of NPC topologies 
controlled with mf = 15 (the same as in the STATCOM models), that is because in those cases 
the harmonics are closer to the fundamental one and they have higher amplitudes. 
In this case the losses comparison has not be shown because the losses distribution is 
similar to the case of STATCOM models. 
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Figure 7.9. Harmonic content of the motor phase-to-phase voltage for the different models. 
 
Figure 7.10. THD of the motor currents for the different models. 
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7.3. Results 
7.3.1. Simulation results of fault-tolerant CHB-based drive 
The neutral-shift balancing method proposed in subsection 4.3.4 has been modeled and 
included in a simulation of a 4-cells CHB-based drive for an induction motor controlled with 
indirect field oriented control. The detailed explanation of the induction machine and its 
controllers can be found in Appendix C, and a block diagram of the system implemented in 
this case is depicted in Figure 7.11. The implemented drive works in a similar way than in the 
previous case: the speed controller generates the reference values for torque and flux, which 
are sent to the flux oriented controller that generates the corresponding references for the 
stator current dq-components. The current controller process the reference current values and 
generates the voltage reference (Vref). The requested voltage reference is then sent to the 
shaded block depicted in Figure 7.11. This block generates the proper modulation signals 
according to the neutral-shift balancing method explained in subsection 4.3.4, and these 
modulation signals are compared with the carrier ones to generate switching pulses for each 
cell of the Cascaded H-Bridge converter. 
The main data of this model are summarized in Table 7.6. 
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Figure 7.11. Block diagram of the fault-tolerant CHB-based drive modelled. 
In order to check the effectiveness of the proposed algorithm some tests have been 
done. Specifically the model has been simulated with all its cells operative, that represent its 
normal operation, and also it has been simulated bypassing one, two and three cells. According 
to that, Figure 7.12 shows the phase-to-phase voltages and currents that are supplied by the 
CHB converter to the motor in normal operation (phase A in blue, phase B in green, and phase 
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C in red). These signals are represented for the case in which any balancing method is applied, 
and for the case of the balancing method application. Of course, in the case of Figure 7.12, as 
all cells are operative, both situations are equal. Figure 7.13 represents the same voltages and 
currents in the case of fault in cell C1, and Figure 7.14 and Figure 7.15 represent respectively 
the cases of failure in B1 and C1, and failure in B1, C1 and C2. As the reader can see as the 
number of faulty cells increases the proposed method effectiveness become more evident. In 
order to quantify the imbalance in the voltage and currents supplied to the motor, the 
following formulas are used: 
𝐼𝑚𝑏𝑎𝑙𝑎𝑛𝑐𝑒𝑣 =
|𝑣𝑑𝑞
𝑛𝑒𝑔|
|𝑣𝑑𝑞𝑝𝑜𝑠|
∙ 100% 
(7.1)   
𝐼𝑚𝑏𝑎𝑙𝑎𝑛𝑐𝑒𝑖 =
|𝑖𝑑𝑞
𝑛𝑒𝑔|
|𝑖𝑑𝑞
𝑝𝑜𝑠|
∙ 100% (7.2)   
The equations (7.1) and (7.2) represent the ratios between the negative sequence and 
the positive sequence of voltage and current. This is true if the speed sign is positive, in case 
of change in the direction, the ratio will be the opposite relationship (between positive 
sequence and negative sequence). 
Table 7.6. Main data of the fault-tolerant CHB-based drive with indirect FOC control. 
Grid 
400 V 
50 Hz 
Multi-pulse transformer 
50 kVA 
400/125 V (12 windings) 
400 V – Star 
125 V – Delta – 30º (3 windings) 
125 V – Z-1 – 15º (3 windings) 
125 V – Star – 0º (3 windings) 
125 V – Z-2 – (-15º) (3 windings) 
Induction Motor 
(Siemens 1LA 163-4AA) 
11 kW 
690 V (Y connection) 
1460 rpm 
 
The imbalance in the cases represented from Figure 7.12 to Figure 7.15 has been 
quantified and the results have been summarized in Table 7.7. In this table it can be seen how 
the imbalance of both voltages and currents is lower when the proposed balancing method is 
applied, in comparison to not applying any method. 
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Table 7.7. Quantification of the voltage and current imbalance for the cases of normal 
operation, and for the cases of fault in C1, in B1 and C1, and in case of fault in B1, C1 
and C2. 
 Normal Operation (Figure 7.12) Fault in C1 (Figure 7.13) 
Without any 
method 
With proposed 
method 
Without any 
method 
With proposed 
method 
V imbalance 0.82 % 1.24 % 4.35 % 2.38 % 
I imbalance 1.3 % 1.33 % 13.47 % 1.58 % 
 Fault in B1 and C1 (Figure 7.14) Fault in B1, C1 and C2 (Figure 7.15) 
Without any 
method 
With proposed 
method 
Without any 
method 
With proposed 
method 
V imbalance 3.07 % 1.21 % 9.09 % 0.80 % 
I imbalance 15.45 % 2.74 % 43.01 % 3.53 % 
 
 
Figure 7.12. Phase-to-phase voltages and currents supplied to the motor in normal operation. 
 
Figure 7.13. Phase-to-phase voltages and currents supplied to the motor in case of fault in C1. 
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Figure 7.14. Phase-to-phase voltages and currents supplied to the motor in case of fault in B1 and 
C1. 
 
Figure 7.15. Phase-to-phase voltages and currents supplied to the motor in case of fault in B1, C1 
and C2. 
7.3.2. Experimental results 
In this subsection some experimental results obtained in laboratory tests will be 
summarized. First of all, the proposed neutral-shift modulation method has been tested. In 
order to assure the correct operation of the modulation method, it has been implemented in the 
control platform composed by dSPACE system and an FPGA-based board (as explained in 
subsection 6.2.2), and then it has been used to control the CHB prototype. 
In this case, for these results the prototype has been connected to a resistive load of 
7 kW. However, as the maximum voltage for the load is 400 V (phase-to-phase rms value), 
and the maximum voltage that can supply the CHB prototype is around 825 V, a transformer 
with a relation of 828/400 V has been connected between the converter output and the load in 
order to not damage any element. As it can be seen in Figure 7.16, in Figure 7.17, in Figure 
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7.18, and in Figure 7.19, a third harmonic injection has been done in all the modulation 
signals. The modulation indexes are: mf = 15; ma = 0.83. The signals acquired in the tests are 
the converter output currents (depicted in the upper side of the figures) and the 
phase-to-neutral output voltages of the converter (shown in the lower side). 
In all the mentioned figures it can be seen how the fault-tolerant method allows 
supplying to the load a balanced set of voltages (and hence, of currents). The quantification of 
this balance can be seen in Table 7.8, and it is compared with the case not using any balancing 
method. 
Table 7.8. Voltage imbalance quantification of the balancing method applied to the CHB 
converter that feeds a 7 kW resistive load. 
 Normal 
operation 
Fault in C1 
Fault in B1 
and C1 
Fault in C1 
and C2 
Fault in B1, 
C1 and C2 
Without applying any 
method 
0.99 % 7.64 % 9.49 % 18.63 % 18.34 % 
Applying the proposed 
fault-tolerant method 
0.58 % 5.98 % 6.58 % 4.03 % 8.28 % 
 
 
Figure 7.16. Application of the proposed neutral-shift balanced method when the CHB prototype is 
feeding a resistive load of 7 kW and there is a fault in C1. The figure shows the 
converter currents (up) and the converter phase-to-neutral voltages (down). 
Chapter 7: Topologies comparison and results 
139 
 
Figure 7.17. Application of the proposed neutral-shift balanced method when the CHB prototype is 
feeding a resistive load of 7 kW and B1, and C1 have faults. The figure shows the 
converter currents (up) and the converter phase-to-neutral voltages (down). 
 
Figure 7.18. Application of the proposed neutral-shift balanced method when the CHB prototype is 
feeding a resistive load of 7 kW and C1, and C2 have faults. The figure shows the 
converter currents (up) and the converter phase-to-neutral voltages (down). 
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Figure 7.19. Application of the proposed neutral-shift balanced method when the CHB prototype is 
feeding a resistive load of 7 kW and B1, C1, and C2 have faults. The figure shows the 
converter currents (up) and the converter phase-to-neutral voltages (down). 
After the tests in the CHB converter, some results have been obtained testing the DNPC 
and the MMC prototypes in STATCOM application. 
Specifically the diode neutral point-clamped converter detailed in section 6.1 has been 
testing as a part of a STATCOM system, so, in this case the back-to-back connection is not 
used, and only the grid-connected converter has been used. 
The test has been done with a reactive power reference of 15 kVAr, and a switching 
frequency of 2.5 kHz. In this case the phase-to-phase voltages and the currents in the point of 
common coupling have been acquired with a sampling frequency of 5 kHz. These signals are 
shown in Figure 7.20, and their harmonic content has been calculated and it is depicted in 
Figure 7.21. 
The harmonic content of these signals can be quantified through the value of the total 
harmonic distortion. In this case the THD value for the PCC current in the DNPC-based 
STATCOM is (considering the harmonics up to the 50
th
): 
THDi = 8.79 % (7.3)   
On the other hand, the MMC described in section 6.4 has been tested as a part of a 
STATCOM system working with a switching frequency of 750 Hz. The system has been 
tested fixing a reactive power reference of 20 kVAr, and the phase-to-phase voltages and 
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currents in the PCC have been acquired with a sample frequency of 10 kHz. These signals are 
represented in Figure 7.22, and their harmonic content is shown in Figure 7.23. As the reader 
can see in Figure 7.22, and especially in Figure 7.23, these signals have a very low harmonic 
content. This fact is proved if its current THD is calculated (the harmonics up to the 100
th
): 
THDi = 1.37 % (7.4)   
 
Figure 7.20. Illustration of the PCC phase-to-phase voltages and currents in the DNPC-based 
STATCOM. 
 
Figure 7.21. Harmonic content of the PCC voltages and currents of the DNPC-based STATCOM. 
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Figure 7.22. Illustration of the PCC phase-to-phase voltages and currents in the MMC-based 
STATCOM. 
 
Figure 7.23. Harmonic content of the PCC voltages and currents of the MMC-based STATCOM. 
To conclude the experimental results, some tests have been done to check the operation 
of the six-cells, thirteen-levels CHB converter designed by the company Sedecal Control, 
which was explained in section 6.3. 
As this prototype is not finished yet, the tests have been done in low voltage instead of 
medium voltage. In this case the eighteen cells have been fed with independent DC sources at 
55 V. Figure 7.24 shows an example of the phase-to-phase voltage and the phase-to-neutral 
voltage at the converter’s output. 
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Figure 7.24. Illustration of phase-to-phase voltage (yellow) and phase-to-neutral voltage (cyan) in 
the converter’s output. 
The converter is connected to an induction motor with nominal power of 65 kW, 
nominal voltage of 400 V (Y), nominal current of 124 A, and nominal speed of 730 rpm. The 
motor is controlled through a v/f controller, where a reference of 500 rpm is fixed. Figure 7.25 
and Figure 7.26 show two examples of the evolution of currents and phase-to-phase voltages 
in the converter’s output when the mentioned controller is applied. It can be seen how the 
voltage increases at the same time as the frequency. 
 
Figure 7.25. First example of the evolution of the phase-to-phase voltages (vAB and vBC) and currents 
(iA and iB) when a voltage-frequency controller is applied to the described prototype. 
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Figure 7.26. Second example of the evolution of the phase-to-phase voltages (vAB and vBC) and 
currents (iA and iB) when a voltage-frequency controller is applied to the described 
prototype. 
7.4. Conclusions 
After analyzing the results obtained with the previous test some conclusions can be 
drawn. The first of them is that with the modular topologies like CHB or MMC it is possible to 
obtain a higher number of levels in the signals, as in NPC topologies this number is limited to 
three. Hence, modular topologies are more employed in higher voltage applications. 
From the point of view of the voltage range the NPC topologies are a very good option 
for applications up to 3300 V. Above this voltage it will be needed a modular topology. The 
optimal application range for a unidirectional CHB converter is for its use in high-power 
motor drives and the highest range of medium-voltage. On the other hand, the MMC is an 
optimal system for very high-voltage, for which it was designed. For the medium-voltage 
applications like the analyzed in this Thesis is also a good option but reducing the number of 
submodules. Note that for very high-voltage applications each submodule switch can be 
composed by up to eight IGBTs, but in the applications analyzed in this Thesis each switch is 
composed by one low-voltage IGBT. 
Regarding to the control systems, the optimal solution in applications up to 3300 V is 
the NPC topologies because can be controlled with centralized systems. However, in drive 
applications it will be necessary expensive filters in order to reduce the dv/dt. The modular 
topologies require more complex wiring and acquisition system that in case of high number of 
modules probably will tend to be a distributed control system. These distributed systems will 
need specific dedicated buses, as the commercial ones are not suitable for this purpose. 
From the point of view of the application in which the topologies are implemented, for 
power quality applications like STATCOM systems all the studied options are suitable, only 
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the NPC topologies are limited by the voltage range. In renewable generation like for example 
offshore wind connections the NPC topologies using back-to-back configuration are a very 
good option. In higher voltage bidirectional applications like multi-terminal DC connections 
the only option is to use MMC converters. And for the highest range medium-voltage drives 
the best option is the CHB topology. 
Another consideration to have into account is the possibilities to have fault-tolerant 
behavior. That can be achieved working with the modular topologies, but the only topology 
that really has an active neutral point is the CHB converter. 
Summarizing what is explained above, Figure 7.27 shows the comparison of some of 
the main characteristics of the analyzed topologies. The figure represents the differences 
between the topologies: regarding to the voltage range, as was said previously, the NPC 
topologies are limited, and the MMC is the topology that can reach higher voltages; but 
nevertheless, the current range in NPC topologies is higher because usually the maximum 
current of the devices is related with the maximum voltage, and for these converter is needed 
to use high-power devices. The number of devices is clearly higher in the modular topologies 
than in the ANPC or DNPC, and for the same number of levels, the MMC converter needs 
double devices than the CHB topology. In terms of equivalent frequency, in the case of NPC 
topologies it is directly related with the switching frequency; in the case of modular 
topologies, the equivalent frequency (for a fixed switching frequency) grows with the number 
of modules, which allows enlarge devices life-time. Regarding to the fault-tolerant operation, 
it is almost impossible in the NPC topologies, and easier for the modular topologies: in the 
case of CHB is needed to implement a voltage balancing method, and in the case of MMC the 
balance is done automatically, although is advisable to control the THD increase. 
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Figure 7.27. Illustration of some of the main characteristics of the analyzed topologies. 
To conclude, it worth to mention that ANPC converter has a critical issue that needs an 
intense analysis. This is the optimal losses distribution and current path choosing due to the 
parasite inductances generated by the zero states. 
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Chapter 8: CONCLUSIONS AND FUTURE WORKS 
This chapter contains the conclusions obtained after the realization of this work, and 
also it summarizes the proposed future works. 
8.1. Conclusions 
This Thesis is focused in study four of the most used multilevel topologies in our days. 
These topologies have been studied separately and then, they have been compared attending to 
different criteria. 
A complete study of each topology has been done, analyzing the modulation techniques 
typically employed for each one. Special emphasis has been placed on the modulation based 
on selective harmonics elimination. This method has been studied for the four chosen 
topologies, and several sets of angles solutions have been calculated. 
Moreover, when this modulation method is implemented in the active neutral 
point-clamped converter the zero states should be chosen in advance, and in this work an 
alternative proposal of zero states choice has been done in order to balance the conduction and 
switching losses among the devices of each half of a phase. 
Regarding to the operation after a device fault, the possibility of keeping the operation 
has been studied for each topology. Unfortunately, the neutral point-clamped topologies do not 
have any options apart from the devices redundancy that supposes a cost increment. In this 
sense, the modular topologies give more options for adapting the operation to the fault 
condition: 
- For the cascaded H-bridge converter some methods for balancing the output 
phase-to-phase voltages after a fault have been studied. Moreover, an analytical 
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neutral-shift method has been proposed in this Thesis for achieve this purpose. This 
method has been implemented and testing in simulation models and also in the real 
CHB prototype sited in the GEISER laboratory with satisfactory results. 
- In the case of the modular multilevel converter the options are reduced. As there is 
a single DC source for all the phases, it is impossible to apply a neutral-shift 
method. As an advantage, the DC voltage is shared among the non-faulty 
submodules; the only requirement is to maintain even the number of submodules in 
each phase. In case of fault in a submodule of an MMC, the situation is that one of 
the phases has less levels in its output voltage than the other two phases. This fact 
may produce current distortion. In order to avoid this effect in this work a rearrange 
of the carrier signals for the remaining submodules is done. 
The medium voltage applications in which the four chosen topologies are usually 
implemented have been analyzed, and as a conclusion for this analysis, the suitable topology 
for each application has been selected: 
- The NPC topologies are suitable for any medium-voltage application up to the 
range of 3300 V. Above this range it will be necessary using a modular topology 
than can reach higher voltage. 
- MMC converters are the optimal option in system with very high-voltage, for which 
they were designed. For the analyzed medium-voltage applications they are also 
suitable but reducing the number of submodules. 
- The CHB topology is optimal for its use in high power motor drives in the highest 
range of medium voltage. Moreover, the possibility to do this topology 
fault-tolerant through one of the balancing methods explained in this Thesis is a 
great advantage. 
The modulation and control methods analyzed in this Thesis for the different topologies 
have been tested in simulation models and also in real prototypes in the laboratory. One of the 
prototypes, the cascaded H-bridge converter, has been designed and developed completely 
during this Thesis by this author and her mentor. 
After this summary, it can be concluded that all the objectives of this Thesis work have 
been achieved. 
8.2. Future works 
In order to complete the tasks performed during this Thesis, some future works are 
proposed: 
- Obtaining experimental results working with higher voltages in order to 
approximate the results to an industrial scale. The aim of this work will be checking 
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if the implemented algorithms and controllers are valid for an industrial application. 
Although all the modulation methods and controllers have been designed to be 
easily adaptable to medium voltages, it is important to verify experimentally this 
point. 
- Comparative study of the right sizing of reactive components for the studied 
topologies. In this work the sizing of reactive components such us the DC 
capacitors that all topologies need, or the inductances proper of the MMC converter 
have not been studied in detail, but this is an interesting issue that is proposed for 
the future. 
- Study of the cascade H-bridge converter operation to allow a bidirectional behavior. 
The usual operation of CHB converter fed through a multi-pulse transformer and 
rectifiers do not allow the bidirectional behavior. The reason is that the rectifiers are 
usually not-controlled. However if controlled rectifiers are used, it is possible the 
bidirectional behavior although it would need special considerations to control 
those rectifiers. 
- Detailed analysis of the peculiarities that has the implementation of selective 
harmonic elimination in systems with closed-loop control. This is an interesting 
issue as using SHE supposes working with low switching frequencies, and this fact 
implies the adaptation of the rest of controllers in the system. Most of the times this 
adaptation consists on make lower the controller sample time. 
- Implementation of the control methods designed in hardware platforms with digital 
processors. For example, for the implementation of the proposed the neutral-shift 
method, as it has a considerable mathematical complexity, the explained 
simplifications can be applied. 
- Development of multi-terminal direct current (MTDC) grids based on modular 
multilevel converters. The control of MTDC connections is an important research 
topic for DC grid technologies manufacturers, offshore transmission networks 
developers, and grid system operators that have or are planning to have VSC DC 
links connected to their system, or who contemplate being part of a DC grid in the 
future. In this kind of grids MMC converter will be the chosen topology, as its 
development will be a good solution for the implementation of advanced control for 
autonomous power sharing, frequency support, or protection in MTDC grids, as an 
example. 
- Study of modulation methods that allow the reduction of common-mode voltages. 
The normal operation of converters in medium voltage drives produces 
common-mode voltages due to the switching action of the semiconductor devices in 
the converter. If not mitigated, the common-mode voltages are superimposed on the 
motor voltages and cause the premature failure of this element. Traditionally, the 
problem was solved by introducing an isolation transformer between the utility grid 
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and the converter, but it will be very interesting to study the possibility of achieving 
this mitigation through the modulation methods. 
- Study of the roles that will have the medium voltage converters in the future 
electric grids based on power electronics. The electric grids are tending to be 
increasingly smarter and more efficient, and it is foreseeable that for this issue the 
power converters will play an important role. 
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Appendix A: MULTI-WINDING, PHASE-SHIFTING, 
AND MULTI-PULSE TRANSFORMERS DESIGN 
The objective of this appendix is to lay the groundwork to understand how the 
multi-pulse transformers are useful to operate power electronics applications, especially to 
feed cascaded H-bridge converters, or non-linear loads. 
The first step is to make clear concepts like multi-winding transformers or 
phase-shifting transformers, in order to understand the behavior of this kind of hardware and 
how they are used to achieve the final aim: the multi-pulse transformer. 
So, in this appendix the basis of multi-winding transformers and phase-shifting 
transformers are explained, and after that, it is detailed how to design a multi-pulse 
transformer depending on the desired application. 
A.1. Multi-winding transformers 
A multi-winding transformer is defined as a transformer that has more than one 
winding in its primary or in its secondary side, as shown in the example of Figure A.1. The 
principle of operation in these transformers is not different from the ordinary ones, and turns 
and voltages ratios are calculated in a similar way. The principle is the following: the primary 
winding, or windings (in the case that are more than one), provides magnetic flux that is 
transmitted to the secondary winding or windings through the iron core (see Figure A.2). 
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Figure A.1. Example of monophasic multi-winding transformer with one winding in the primary side 
and n windings in the secondary side. 
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Figure A.2. Representation of the magnetic flux induced by the n1 primary windings to the n2 
secondary windings. 
As in multi-winding transformers operates the principal of mutual induction (as in 
conventional transformers), and all windings are associated to the same core, the reader can 
see that the ratio volts per turn is the same in all of windings, although not all of them have 
necessarily to have the same nominal voltage, as not all of them have to have the same number 
of turns. 
The multiple windings in a multi-winding transformer can be used separately or can be 
connected together. In this last case, it must be paid specially attention to the dot convention in 
order to respect the voltage polarities. 
Figure A.1 and Figure A.2 illustrate examples of monophasic transformers, but there 
are also three-phase multi-winding transformers. 
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A.2. Phase-shifting transformers 
The term phase-shifting transformer makes reference to that transformer in which the 
phase-to-phase voltages in the secondary side have different orientation that the voltages in the 
primary side. So, this term includes the typical connections wye/delta or vice versa, but is 
specially applied to those connections that allow a configurable shift between primary and 
secondary sides, which are known as zig-zag connections. 
In the traditional wye/delta or delta/wye connections there is a shift of 30º between 
primary and secondary sides. The shifting angle, δ, is defined as: 
𝛿 = ∠𝑉𝑎𝑏 − ∠𝑉𝐴𝐵 (A.1)   
where 𝑉𝐴𝐵 and 𝑉𝑎𝑏 are the phasors that represent the phase-to-phase voltages of primary and 
secondary sides respectively. 
Figure A.3 shows an example of this connection, and it can be seen that the 
phase-to-phase voltage in the secondary side has a leading phase angle of 30º with respect to 
the primary side (δ = 30º). In the case that a 30º lagging angle is needed (δ = 30º), it can be 
used the delta/wye connection. 
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Figure A.3. Representation of a wye/delta connection a), and its phasor diagram b). 
As said previously, if shifting angles different from 30º are needed other connections 
must be used. Those connections are known as zig-zag, and they can be used to obtain leading 
or lagging angles. Usually this kind of transformers have the primary winding (N1 turns per 
phase) connected in wye or delta, and the secondary side divided in two windings (N2 and N3 
turns per phase) that are connected in zig-zag as it will be explained in the following 
subsections. Calculating carefully N2 and N3, and connecting them properly, the desired phase 
shifting between primary and secondary is achieved. 
A.2.2. Leading angle transformers (connection Y/Z-1) 
Leading angle transformers are those transformers that generate an advanced shift 
between the voltage angles of the secondary and the primary sides, what is the same to say 
those transformers that generate a positive δ. 
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The configurable positive angle is achieved connecting the primary winding in wye 
with N1 turns per phase, and dividing the secondary winding in two coils per phase with N2 
and N3 turns respectively. N2 coils are connected in delta and then in series with N3 coils. This 
connection is known as zig-zag (Z-1) and is represented in Figure A.4.a). As it is depicted in 
this representation, the rms voltages in coils N2 and N3 are named vP and vQ respectively. 
The phasors diagram corresponding to this connection is shown in Figure A.4.b). 
Considering the triangle enclosed by the phasors 𝑉𝑎𝑏, 𝑉𝑏𝑦, and 𝑉𝑄, and applying the sin 
theorem the following relationship is find: 
𝑉𝑄
sin(30° − 𝛿)
=
𝑉𝑏𝑦
sin(30° + 𝛿)
 (A.2)   
where 0° ≤ 𝛿 ≤ 30°, and Vby is the rms phase voltage between points b and y. As in balanced 
three-phase systems Vby is equal to Vax and to Vcz, equation (A.2) can be rewritten as: 
𝑉𝑄
𝑉𝑎𝑥
=
sin(30° − 𝛿)
sin(30° + 𝛿)
 (A.3)   
From equation (A.3) the turns ratio of the secondary winding coils can be calculated as 
𝑁3
𝑁2 + 𝑁3
=
𝑉𝑄
𝑉𝑎𝑥
=
sin(30° − 𝛿)
sin(30° + 𝛿)
 (A.4)   
so, for a desired value of δ the ratio N3 to (N2 + N3) can be obtained. 
Similar to equation (A.2), the relationship between Vab and Vby can be calculated: 
𝑉𝑎𝑏
sin 120°
=
𝑉𝑏𝑦
sin(30° + 𝛿)
 (A.5)   
From which it can be deduced the following 
𝑉𝑎𝑥 = 𝑉𝑏𝑦 =
2
√3
sin(30° + 𝛿) 𝑉𝑎𝑏 (A.6)   
The turn ratio between primary and secondary windings is 
𝑁1
𝑁2 + 𝑁3
=
𝑉𝐴𝑋
𝑉𝑎𝑥
 (A.7)   
Having into account that 𝑉𝐴𝐵 = √3𝑉𝐴𝑋, and substituting equation (A.6) into (A.7), it is 
obtained the relationship between the coils and the desired angle, δ: 
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𝑁1
𝑁2 + 𝑁3
=
1
2 sin(30° + 𝛿)
𝑉𝐴𝐵
𝑉𝑎𝑏
 (A.8)   
Examining the two extreme cases, it can be seen that if the coil N2 is reduced to zero, 
the secondary winding shown in Figure A.4 becomes a wye connection, and VAB and Vab have 
the same phase (δ = 0). In the opposite case, if N3 is zero, the secondary winding would be in 
delta connection and δ would be 30º. So the phase-shifting angle for the Y/Z-1 connection is in 
the range of 0º to 30º. 
a) b)
A
B
C
a
b
c
x
y
z
X
Y
Z
N1 N2 N3
 vP +  vQ +
120º
30º
VCZ
VAX
VAB
VBY
Vax
Vcz
Vby
Vab
VAB
30º
VP
120º
δ
VQ
30º+δ
30ºδ
 
Figure A.4. Representation of Y/Z-1 connection a), and its phasors diagram b). 
A.2.3. Lagging angle transformers 
There are some connections that allow achieving a configurable lagging angle between 
the primary and secondary windings. In this subsection three connections that meet this 
objective will be shown: Y/Z-2, Δ/Z-1, and Δ/Z-2. 
A.2.3.1. Connection Y/Z-2 
The connection Y/Z-2 is similar to connection Y/Z-1, but in this case the secondary 
coils N2 are delta-connected in reverse order than in the previous case. This connection is 
shown in Figure A.5. 
From phasors diagram in Figure A.5.b), and following a similar procedure to that 
explained in equations from (A.2) to (A.8), the turn relation for this connection can be 
calculated: 
𝑁3
𝑁2 + 𝑁3
=
𝑉𝑄
𝑉𝑎𝑥
=
sin(30° − |𝛿|)
sin(30° + |𝛿|)
 (A.9)   
𝑁1
𝑁2 + 𝑁3
=
1
2 sin(30° + |𝛿|)
𝑉𝐴𝐵
𝑉𝑎𝑏
 (A.10)  
For this connection the angle between Vab and VAB, δ, is negative, as Vab lags VAB, and it 
is in a range of -30º to 0º. Seeing the extreme cases, if δ = -30º the secondary winding will 
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remain as coils N2 in reverse delta connection. If δ = 0º, the secondary winding will be in wye 
connection. 
a) b)
A
B
C
a
b
c
x
y
z
X
Y
Z
N1 N2 N3
 vP +  vQ + 120º
30º
VCZ
VAX
VAB
VBY
Vax
Vcz
Vby
Vab
VAB
VP
120º δVQ
30º+|δ|
30º|δ|
 
Figure A.5. Representation of connection Y/Z-2 a), and its phasors diagram b). 
A.2.3.2. Connection Δ/Z-1 
Connection Δ/Z-1 is illustrated in Figure A.6.a). In this case, the primary winding is 
delta-connected and the secondary has the same Z-1 connection explained in subsection A.2.2. 
From phasors diagram in Figure A.6.b), and the trigonometrical process previously 
explained, the turns ratios can be deduced: 
𝑁3
𝑁2 + 𝑁3
=
𝑉𝑄
𝑉𝑎𝑥
=
sin(|𝛿|)
sin(60° − |𝛿|)
 (A.11)   
𝑁1
𝑁2 + 𝑁3
=
√3
2 sin(60° − |𝛿|)
𝑉𝐴𝐵
𝑉𝑎𝑏
 
(A.12)   
As in the previous case, this connection achieves a negative angle between Vab and VAB, 
that is also in the range of -30º to 0º. The extreme cases would be the secondary winding 
delta-connected if δ = 0º, or wye-connected if δ = -30º. 
a) b)
A
B
C
a
b
c
x
y
z
X
Y
Z
N1 N2 N3
 vP +  vQ +
60º
VCZ
VAX
VAB
VBY
Vax
Vcz
Vby
Vab
VAB
VP
120º
δ
VQ
60º
60º|δ|
 
Figure A.6. Illustration of connection Δ/Z-1 a), and its phasors diagram b). 
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A.2.3.3. Connection Δ/Z-2 
Connection Δ/Z-2 is similar to connection Δ/Z-1, but with the secondary coils N2 
delta-connected in reverse order (see Figure A.7.a)). Analyzing the phasors diagram of Figure 
A.7.b) the relationship for the transformer coils can be achieved: 
𝑁3
𝑁2 + 𝑁3
=
𝑉𝑄
𝑉𝑎𝑥
=
sin(60° − |𝛿|)
sin(|𝛿|)
 (A.13)   
𝑁1
𝑁2 + 𝑁3
=
√3
2 sin(|𝛿|)
𝑉𝐴𝐵
𝑉𝑎𝑏
 (A.14)  
In this connection the negative angle, δ, ranges from -60º to -30º. Analyzing the 
extreme cases the reader can see that if δ = -30º the secondary winding is wye-connected, and 
if δ = -60º, this winding is inverse delta-connected. 
a) b)
a
b
c
x
y
z
N2 N3
 vP +  vQ +
A
B
C
X
Y
Z
N1
Vax
Vcz
Vby
Vab
VAB
VP
120º
δ
VQ
60º|δ|60º
VCZ
VAX
VAB
VBY
 
Figure A.7. Representation of connection Δ/Z-2 a), and its phasors diagram b). 
A.3. Multi-pulse transformers 
The term multi-pulse is often used to refer those power converters that operate in 
three-phase systems and provide more than six DC-pulses per cycle, in fact, they provide a 
multiple of six pulses: 12, 18, … 
In a similar sense, a multi-pulse transformer is a multi-winding transformer with one 
winding in the primary side and more than one windings in the secondary side, with the 
peculiarity that the secondary windings are phase-shifted from its adjacent an equal angle. The 
angle between the adjacent windings is calculated dividing 60º into the total number of 
windings in the secondary side (W): 
𝛿𝑎𝑑𝑗 =
60°
𝑊
 (A.15)   
In this way, the secondary windings in a multi-pulse transformer that has two 
secondary windings will be shifted 30º, the shifting angle will be 20º if there are three 
secondary windings, 15º of shifting if there are four windings, etc. 
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Figure A.8 shows an example of multi-pulse transformer with three windings in the 
secondary side. In that example the primary winding is wye-connected and, as there are three 
secondary windings, the shifting angle between them must be 20º. So the secondary windings 
are connected in the following way: Z-2 to achieve δ = -20º, Y to have δ = 0º, and Z-1 to get 
δ = 20º. An alternative connection for a transformer with three secondary windings would be, 
for example, connecting the primary winding in delta-connection, and the three secondary 
windings in delta (δ = 0º), Z-1 (δ = -20º), and Z-2 (δ = -40º). Table A.1 contains some 
examples of multi-winding connections. 
Table A.1. Examples of multi-pulse Transformers connections. 
Number of secondary 
windings 
Primary winding 
connection 
Secondary winding 
connection 
2 
Y 
Y (δ = 0º) 
Δ (δ = 30º) 
Δ 
Δ (δ = 0º) 
Y (δ = -30º) 
3 
Y 
Z-2 (δ = -20º) 
Y (δ = 0º) 
Z-1 (δ = 20º) 
Δ 
Δ (δ = 0º) 
Z-1 (δ = -20º) 
Z-2 (δ = -40º) 
4 
Y 
Z-2 (δ = -15º) 
Y (δ = 0º) 
Z-1 (δ = 15º) 
Δ (δ = 30º) 
Δ 
Δ (δ = 0º) 
Z-1 (δ = -15º) 
Y (δ = -30º) 
Z-2 (δ = -45º) 
5 
Y 
Z-2 (δ = -24º) 
Z-2 (δ = -12º) 
Y (δ = 0º) 
Z-1 (δ = 12º) 
Z-1 (δ = 24º) 
Δ 
Δ  (δ = 0º) 
Z-1 (δ = -12º) 
Z-1 (δ = -24º) 
Z-2 (δ = -36º) 
Z-2 (δ = -48º) 
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A
B
C
a2
b2
c2
a3
b3
c3
a1
b1
c1
Y δ = 0º (Y)
δ = -20º (Z-2)
δ = 20º (Z-1)
 
Figure A.8. Example of multi-pulse transformer with three windings in the secondary side. 
The objective of having multiple secondary windings with specific shift angle between 
them is to achieve a phase displacement in the harmonic currents in order to cancel some of 
them generated by three-phase non-linear loads. 
With the purpose of studying how certain harmonics are cancelled using multi-pulse 
transformers, the current harmonics of a delta/wye transformer connected to a non-linear load 
and fed by a balanced three-phase voltage source will be analyzed (see Figure A.9). As was 
mentioned earlier, transformer in Figure A.9 has a phase angle of δ = -30º, and in this case the 
turns relationship is N1 / N2 = √3. 
a
b
c
x
y
z
A
B
C
X
Y
Z
N1 N2ia´
ib´
ic´
iap´
ibp´
icp´
ia
ib
ic
Non-Linear 
Load
+
+
+
vA
vB
vC
 
Figure A.9. Delta/wye transformer fed by a balanced source and connected to a non-linear load. 
Considering that this is a balanced system, the currents in the non-linear load will be 
the following: 
𝑖𝑎 = ∑ 𝐼𝑛 𝑠𝑖𝑛(𝑛𝜔𝑡)
∞
𝑛=1,5,7,11,…
 (A.16)   
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𝑖𝑏 = ∑ 𝐼𝑛 sin(𝑛(𝜔𝑡 − 120°))
∞
𝑛=1,5,7,11,…
 
𝑖𝑐 = ∑ 𝐼𝑛 sin(𝑛(𝜔𝑡 − 240°))
∞
𝑛=1,5,7,11,…
 
?̂?𝑛 in equation (A.16) represents the amplitude of the n
th
 harmonic current. The currents 
in (A.16) can be referred to the primary winding using the turns relationship: 
𝑖′𝑎𝑝 = 𝑖𝑎
𝑁2
𝑁1
=
1
√3
(𝐼1 𝑠𝑖𝑛(𝜔𝑡) + 𝐼5 𝑠𝑖𝑛(5𝜔𝑡) + 𝐼7 𝑠𝑖𝑛(7𝜔𝑡) + 𝐼11 𝑠𝑖𝑛(11𝜔𝑡) + ⋯) 
𝑖′𝑏𝑝 = 𝑖𝑏
𝑁2
𝑁1
=
1
√3
(𝐼1 𝑠𝑖𝑛(𝜔𝑡 − 120°) + 𝐼5 𝑠𝑖𝑛(5𝜔𝑡 − 240°) + 𝐼7 𝑠𝑖𝑛(7𝜔𝑡 − 120°)
+ 𝐼11 𝑠𝑖𝑛(11𝜔𝑡 − 240°) + ⋯) 
𝑖′𝑐𝑝 = 𝑖𝑐
𝑁2
𝑁1
=
1
√3
(𝐼1 𝑠𝑖𝑛(𝜔𝑡 − 240°) + 𝐼5 𝑠𝑖𝑛(5𝜔𝑡 − 120°) + 𝐼7 𝑠𝑖𝑛(7𝜔𝑡 − 240°)
+ 𝐼11 𝑠𝑖𝑛(11𝜔𝑡 − 120°) + ⋯) 
(A.17)   
From (A.17) the currents in the primary side, i'a, i'b, and i'c can be obtained: 
𝑖′𝑎 = 𝑖
′
𝑎𝑝 − 𝑖
′
𝑏𝑝 = ?̂?1 𝑠𝑖𝑛(𝜔𝑡 + 30°)+ ?̂?5 𝑠𝑖𝑛(5𝜔𝑡 − 30°)+ ?̂?7 𝑠𝑖𝑛(7𝜔𝑡 + 30°)
+ ?̂?11 𝑠𝑖𝑛(11𝜔𝑡 − 30°)+⋯ 
𝑖′𝑏 = 𝑖′𝑏𝑝 − 𝑖′𝑐𝑝 = 𝐼1 𝑠𝑖𝑛(𝜔𝑡 − 90°) + 𝐼5 𝑠𝑖𝑛(5𝜔𝑡 + 90°) + 𝐼7 𝑠𝑖𝑛(7𝜔𝑡 − 90°)
+ 𝐼11 𝑠𝑖𝑛(11𝜔𝑡 + 90°) + ⋯ 
𝑖′𝑐 = 𝑖
′
𝑐𝑝 − 𝑖
′
𝑎𝑝 = ?̂?1 𝑠𝑖𝑛(𝜔𝑡 − 210°)+ ?̂?5 𝑠𝑖𝑛(5𝜔𝑡 + 210°)+ ?̂?7 𝑠𝑖𝑛(7𝜔𝑡 − 210°)
+ ?̂?11 𝑠𝑖𝑛(11𝜔𝑡 + 210°)+⋯ 
(A.18)   
Generalizing for any phase and any δ: 
𝑖′𝑥 = ∑ 𝐼𝑛 𝑠𝑖𝑛(𝑛𝜔𝑡 − (𝛿 − 𝜑𝑥))
∞
𝑛=1,7,13,…
+ ∑ 𝐼𝑛 𝑠𝑖𝑛(𝑛𝜔𝑡 + (𝛿 − 𝜑𝑥))
∞
𝑛=5,11,17,…
 (A.19)   
Where x represents phase A, B or C, φx is the angle of each phase (0º, -120º, and -240º for A, 
B and C respectively in a balanced system). The first ∑ in equation (A.19) represents the 
harmonic currents with positive sequence (n = 1, 7, 13, …), and the second one represents the 
negative sequence harmonic currents (n = 5, 11, 17, …). 
Comparing the line currents in the primary and secondary sides of phase A, for 
example, (i'a and ia), it can be seen that 
∠𝑖′𝑎𝑛 = ∠𝑖𝑎𝑛 − 𝛿        for n = 1, 7, 13, 19, … (positive sequence harmonics) (A.20)   
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∠𝑖′𝑎𝑛 = ∠𝑖𝑎𝑛 + 𝛿        for n = 5, 11, 17, 23, … (negative sequence harmonics) 
The relationship between the phase angles of the secondary harmonic currents referred 
to the primary in a phase shifting transformer is described in (A.20). It can be proved that this 
equation is valid for any value of δ. 
Having in mind expression (A.20), let’s analyze the currents in the multi-pulse 
transformer shown in Figure A.10. All the secondary windings in the multi-pulse transformer 
shown in Figure A.10 have the same turns ratio: VAB /Vab1 = VAB /Vab2 = VAB /Vab3 = 
= VAB /Vab4 = 4. 
δ = 0º
δ = -15º
δ = 15º
ia1
A
B
C
+
+
+
vA
vB
vC
iA
iB
iC
+
-
vd
δ = 30º
a2
b2
c2
a3
b3
c3
a1
b1
c1
a4
b4
c4
Six-Pulse 
Rectifier
Six-Pulse 
Rectifier
Six-Pulse 
Rectifier
Six-Pulse 
Rectifier
ia2
ia3
ia4
 
Figure A.10. Example of 24-pulse rectifier to illustrate the harmonic cancellation. 
With these conditions, the line currents in the secondary windings are described with 
the following equations: 
𝑖𝑎1 = ∑ 𝐼𝑛 𝑠𝑖𝑛(𝑛𝜔𝑡 − 15°)
∞
𝑛=1,5,7,11,13,…
 (A.21)   
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𝑖𝑎2 = ∑ 𝐼𝑛 𝑠𝑖𝑛(𝑛𝜔𝑡)
∞
𝑛=1,5,7,11,13,…
 
𝑖𝑎3 = ∑ 𝐼𝑛 𝑠𝑖𝑛(𝑛𝜔𝑡 + 15°)
∞
𝑛=1,5,7,11,13,…
 
𝑖𝑎4 = ∑ 𝐼𝑛 𝑠𝑖𝑛(𝑛𝜔𝑡 + 30°)
∞
𝑛=1,5,7,11,13,…
 
As the reader can suppose, the primary current can be calculated as the sum of the 
secondary currents referred to the primary: 
𝑖𝐴 = 𝑖′𝑎1 + 𝑖′𝑎2 + 𝑖′𝑎3 + 𝑖′𝑎4  (A.22)   
The secondary currents referred to the primary can be obtained from (A.19): 
𝑖′𝑎1 =
1
4
( ∑ 𝐼𝑛 𝑠𝑖𝑛(𝑛(𝜔𝑡 − 15°) + 15°)
∞
𝑛=1,7,13,…
+ ∑ 𝐼𝑛 𝑠𝑖𝑛(𝑛(𝜔𝑡 − 15°) − 15°)
∞
𝑛=1,7,13,…
) 
𝑖′𝑎1 =
1
4
(𝐼1 𝑠𝑖𝑛(𝜔𝑡) + 𝐼5 𝑠𝑖𝑛(5𝜔𝑡 − 90°) + 𝐼7 𝑠𝑖𝑛(7𝜔𝑡 − 90°) + 𝐼11 𝑠𝑖𝑛(11𝜔𝑡 − 180°)
+ 𝐼13 𝑠𝑖𝑛(13𝜔𝑡 − 180°)
+ 𝐼17 𝑠𝑖𝑛(17𝜔𝑡 − 270°) + 𝐼19 𝑠𝑖𝑛(19𝜔𝑡 − 270°) + 𝐼23 𝑠𝑖𝑛(23𝜔𝑡) + ⋯) 
(A.23)   
𝑖′𝑎2 =
1
4
(𝐼1 𝑠𝑖𝑛(𝜔𝑡) + 𝐼5 𝑠𝑖𝑛(5𝜔𝑡) + 𝐼7 𝑠𝑖𝑛(7𝜔𝑡) + 𝐼11 𝑠𝑖𝑛(11𝜔𝑡)
+ 𝐼13 𝑠𝑖𝑛(13𝜔𝑡) + 𝐼17 𝑠𝑖𝑛(17𝜔𝑡) + 𝐼19 𝑠𝑖𝑛(19𝜔𝑡) + 𝐼23 𝑠𝑖𝑛(23𝜔𝑡)
+ ⋯) 
(A.24)   
𝑖′𝑎3 =
1
4
( ∑ 𝐼𝑛 𝑠𝑖𝑛(𝑛(𝜔𝑡 + 15°) − 15°)
∞
𝑛=1,7,13,…
+ ∑ 𝐼𝑛 𝑠𝑖𝑛(𝑛(𝜔𝑡 + 15°) + 15°)
∞
𝑛=1,7,13,…
) 
𝑖′𝑎3 =
1
4
(𝐼1 𝑠𝑖𝑛(𝜔𝑡) + 𝐼5 𝑠𝑖𝑛(5𝜔𝑡 + 90°) + 𝐼7 𝑠𝑖𝑛(7𝜔𝑡 + 90°) + 𝐼11 𝑠𝑖𝑛(11𝜔𝑡 + 180°)
+ 𝐼13 𝑠𝑖𝑛(13𝜔𝑡 + 180°)
+ 𝐼17 𝑠𝑖𝑛(17𝜔𝑡 + 270°) + 𝐼19 𝑠𝑖𝑛(19𝜔𝑡 + 270°) + 𝐼23 𝑠𝑖𝑛(23𝜔𝑡) + ⋯) 
(A.25)   
𝑖′𝑎4 =
1
4
( ∑ 𝐼𝑛 𝑠𝑖𝑛(𝑛(𝜔𝑡 + 30°) − 30°)
∞
𝑛=1,7,13,…
+ ∑ 𝐼𝑛 𝑠𝑖𝑛(𝑛(𝜔𝑡 + 30°) + 30°)
∞
𝑛=1,7,13,…
) 
𝑖′𝑎4 =
1
4
(𝐼1 𝑠𝑖𝑛(𝜔𝑡) + 𝐼5 𝑠𝑖𝑛(5𝜔𝑡 + 180°) + 𝐼7 𝑠𝑖𝑛(7𝜔𝑡 + 180°) + 𝐼11 𝑠𝑖𝑛(11𝜔𝑡)
+ 𝐼13 𝑠𝑖𝑛(13𝜔𝑡) + 𝐼17 𝑠𝑖𝑛(17𝜔𝑡 + 180°) + 𝐼19 𝑠𝑖𝑛(19𝜔𝑡 + 180°)
+ 𝐼23 𝑠𝑖𝑛(23𝜔𝑡) + ⋯) 
(A.26)   
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So, from equations (A.22) to (A.26) the reader can find that: 
𝑖𝐴 = 𝐼1 𝑠𝑖𝑛(𝜔𝑡) + 𝐼23 𝑠𝑖𝑛(23𝜔𝑡) + 𝐼25 𝑠𝑖𝑛(25𝜔𝑡) + 𝐼47 𝑠𝑖𝑛(47𝜔𝑡) + ⋯ (A.27)   
As it can be seen in (A.27), using the multi-pulse transformer shown in Figure A.10, 
the primary current only contains the following harmonics, apart from the fundamental one: 
𝑛 = 𝑘(4 ∙ 6) ± 1           for k = 1, 2, 3, … (A.28)   
The previous equation describes the situation for a multi-pulse transformer with four 
secondary windings. In the case of having a transformer with W secondary windings where the 
angle between adjacent winding is calculated as in (A.15), the primary current would be 
described as: 
𝑖𝐴 = 𝐼1 𝑠𝑖𝑛(𝜔𝑡) + ∑ 𝐼(6𝑘𝑊−1) 𝑠𝑖𝑛((6𝑘𝑊 − 1)𝜔𝑡) + 𝐼(6𝑘𝑊+1) 𝑠𝑖𝑛((6𝑘𝑊 + 1)𝜔𝑡)
∞
𝑘=1,2,3,…
 (A.29)   
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Appendix B: POWER QUALITY APPLICATIONS. 
STATCOM DESCRIPTION AND CONTROL 
A STATtic COMpensator (STATCOM) is an application widely used in medium 
voltage systems because it can produce or consume reactive power depending on the system 
requirements. In other words, a STATCOM can behave as a reactive power source or sink. 
B.1. STATCOM system description 
A STATtic COMpensator is an application widely used in medium voltage systems 
because it can produce or consume reactive power depending on the system requirements. In 
other words, a STATCOM can behave as a reactive power source or sink. 
A STATCOM is basically composed of a voltage source converter (VSC) connected to 
the grid through an inductive filter and the control loops and algorithms needed to control it. 
The point where the STATCOM is connected to the grid is known as point of common 
coupling (PCC). An example of a control system for a STATCOM could be as the diagram 
shown in Figure B.1. 
The shaded part in Figure B.1 represents the control part of the STATCOM system. 
This control system consists on some SISO controllers cascaded connected: with two inner 
control loops and two outer loops. The inner controllers are for the two current components (id 
and iq) and they must be at least ten times faster than the outer controllers, which are for the 
active and reactive power respectively. Maintaining this time constraint allows tuning the 
outer controllers without having into account the inner controllers’ dynamics. This fact makes 
easier the controllers’ tuning, but it has a disadvantage: the sample period can be at most about 
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200 μs, in order to allow the settling time of the complete control loop be around hundreds of 
milliseconds. 
Voltage Source 
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  Control System
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eabc
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Vdc 
Controller
Q 
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Figure B.1. STATCOM control system diagram 
The main characteristics of the STATCOM system shown in Figure B.1 are 
summarized as follows: 
 All the transformations between abc ↔ dq components are power 
invariant. The equations needed to do this transformation are shown in 
(B.1) and (B.2), being 𝑆 the transformed variable in each case: 
𝑆 𝑑𝑞0= 𝑇𝑎𝑏𝑐→𝑑𝑞0 ∙𝑆 𝑎𝑏𝑐= [
𝑆𝑑(𝑡)
𝑆𝑞(𝑡)
𝑆0(𝑡)
] =  √
2
3
∙
[
 
 
 
 
 cos 𝜃 sin(𝜃 −
𝜋
6
 ) − sin(𝜃 +
𝜋
6
 )
− sin 𝜃 sin(𝜃 +
𝜋
3
 ) sin(𝜃 −
𝜋
3
 )
1
√2
⁄ 1
√2
⁄ 1
√2
⁄ ]
 
 
 
 
 
∙ [
𝑆𝑎(𝑡)
𝑆𝑏(𝑡)
𝑆𝑐(𝑡)
] (B.1)   
𝑆 𝑎𝑏𝑐= 𝑇𝑑𝑞0→𝑎𝑏𝑐 ∙𝑆 𝑑𝑞0= [
𝑆𝑎(𝑡)
𝑆𝑏(𝑡)
𝑆𝑐(𝑡)
] =  √
2
3
∙
[
 
 
 
 
 cos 𝜃 − sin 𝜃
1
√2
⁄
sin(𝜃 −
𝜋
6
 ) sin(𝜃 +
𝜋
3
 ) 1
√2
⁄
− sin(𝜃 +
𝜋
6
 ) sin(𝜃 −
𝜋
3
 ) 1
√2
⁄ ]
 
 
 
 
 
∙ [
𝑆𝑑(𝑡)
𝑆𝑞(𝑡)
𝑆0(𝑡)
] (B.2)   
 The PLL (Phase Locked Loop) monitors and synchronizes the converter 
with the grid, providing the information of the PCC voltage, the 
frequency and the phase to the control system. The PLL is programmed 
such that the grid voltage vector is located in the q-axis, what means 
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{
𝑒𝑑𝑃𝐶𝐶 = 0
𝑒𝑞𝑃𝐶𝐶 = |𝑒 𝑃𝐶𝐶|
 (B.3)   
And this also means that (ideally) 
{
𝑃𝑃𝐶𝐶 = 𝑒𝑞𝑃𝐶𝐶 ∙ 𝑖𝑞
𝑄𝑃𝐶𝐶 = 𝑒𝑞𝑃𝐶𝐶 ∙ 𝑖𝑑
 (B.4)   
This is the same to say that active power depends on the q-component of the current, 
and reactive power depends on d-component. This fact allows to have decoupled controllers 
for active and reactive power. 
The equations shown in (B.4) describe an ideal situation. In order to contemplate non-
ideal situations in the described system the implemented equations will be the following: 
{
𝑃𝑃𝐶𝐶 = 𝑒𝑑𝑃𝐶𝐶 ∙ 𝑖𝑑 + 𝑒𝑞𝑃𝐶𝐶 ∙ 𝑖𝑞
𝑄𝑃𝐶𝐶 = −𝑒𝑑𝑃𝐶𝐶 ∙ 𝑖𝑞 + 𝑒𝑞𝑃𝐶𝐶 ∙ 𝑖𝑑
 (B.5)   
There are four controllers that have all a similar structure: proportional-integral (PI) 
controllers with anti-windup. The inner controllers are the dq-current controllers, and the outer 
controllers are for the active and the reactive power. To controlling the active power, it will be 
used the converter DC voltage, as almost all the active power will be consumed in order to 
maintain the desired voltage in the converter capacitor or capacitors. The reactive power is 
controlled in such way that the displacement power factor (DPF) is as close to 1 as possible. 
Table B.1 summarizes the main parameters of the mentioned controllers, being TS the system 
sample time, ζ the damping ratio of the controllers, and ts_xx the settling time for each 
controller. 
Table B.1. Main parameters of the controllers in the STATCOM system. 
 Inputs Outputs Control parameters 
Current controllers References: 𝑖𝑑
∗, 𝑖𝑞
∗ 
Controlled signals: 𝑖𝑑, 𝑖𝑞 
Output signals: 𝑣𝑑
∗, 𝑣𝑞
∗ ζ = 0.707 
ts_id = ts_iq ≥ 10 TS  
Vdc controller Reference: 𝑉𝑑𝑐
∗ 
Controlled signal: 𝑉𝑑𝑐 
Output signal: 𝑖𝑞
∗ ζ = 0.707 
ts_dc  ≥ 10 ts_iq 
Q controller Reference: 𝑄∗ 
Controlled signal: 𝑄 
Output signal: 𝑖𝑑
∗ ζ = 0.707 
ts_Q  ≥ 10 ts_id 
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B.1.2. Current controllers 
For this STATCOM system the chosen grid filter is type L (in Figure B.1 also the 
associated resistance R is represented), so the current controllers have been designed having 
into account the value of this inductance (L). 
The plant identification process for the current controllers is done assuming that the 
voltage source converter’s behavior is ideal. That means that the converter output voltages 
ua(t), ub(t), and uc(t) are sinusoidal, and their vector representation is the same as the reference 
that is applied to the PWM generator, ?⃗? 
∗
(𝑡). In these conditions the plant is described in the 
continuous space and in dq-axis as: 
?⃗? ∗(𝑡) = 𝑅 𝑖 𝑔(𝑡) + 𝐿 
𝑑𝑖 𝑔(𝑡)
𝑑𝑡
+ 𝑗𝜔𝐿𝑖 𝑔(𝑡) + ?⃗? 𝑔(𝑡) (B.6)   
where ?⃗? 
∗
(𝑡) is the vector that represents the voltage references for the PWM generator, L is the 
value of the filter inductance, R is the associated resistance of the filter inductance, 𝑖 𝑔(𝑡) is 
grid currents vector, 𝑒 𝑔(𝑡) is the grid voltages vector, and ω is the speed of vector 𝑒 𝑔(𝑡) that is 
measured by the PLL block in Figure B.1 (𝜃 = ∫ 𝜔 𝑑𝑡
𝑡
0
). 
The vector transfer function of the plant in the s-plane using dq-axis and considering 
𝑒 𝑔(𝑡) as a perturbation is the following: 
?⃗? (𝑠) =
𝑖 𝑔
?⃗? 
=
1
𝑅 + 𝑠𝐿 + 𝑗𝜔𝐿
 (B.7)   
The first step in the controllers design consists on cancelling the crossing coupling 
between the dq-currents due to the term ‘jωL’ in equation (B.7). In order to achieve this 
objective, in this case  a negative feedback loop with gain value of ‘−𝑗𝜔?̂?’ is added as shown 
in Figure B.2. The result is a new transfer function ?⃗? ′(𝑠): 
?⃗? 
′
(𝑠) =
𝑖 𝑔
?⃗? ′
=
?⃗? (𝑠)
1 − ?⃗? (𝑠)𝑗𝜔?̂?
=
1
𝑅 + 𝑠𝐿 + 𝑗𝜔𝐿
1 −
𝑗𝜔?̂?
𝑅 + 𝑠𝐿 + 𝑗𝜔𝐿
=
1
𝑅 + 𝑠𝐿 + 𝑗𝜔(𝐿 − ?̂?)
 (B.8)   
If 𝐿 − ?̂? = 0 then ?⃗? ′(𝑠) is 
?⃗? 
′
(𝑠) =
𝑖 𝑔
?⃗? ′
=
1
𝑅 + 𝑠𝐿
 (B.9)   
Variables with ^ represent nominal or measured values of the components before the 
converter startup. During the converter operation these values can vary. So, variables with the 
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symbol ^ are used in the controller design, and without this symbol the variables represent the 
plant elements. 

+
 
+
 
+
+
 
C´(s)ig* u´ u T(s) ig
-jωL
eg
eg Plant
 
Figure B.2. Current controller vector scheme with decoupling between dq-components and 
feedforward compensation of 𝑒 𝑔. 
The second step consists on cancelling the grid voltage (𝑒 𝑔(𝑡)) effect through a 
feedforward compensation as shown in Figure B.2. This is possible because the 𝑒 𝑔(𝑡) 
dynamics is much slower than the grid current dynamics and so, 𝑒 𝑔(𝑡) can be considered as a 
system perturbation. This feedforward compensation also allows (ideally) compensate any 
perturbation happened in the power grid and therefore it improves the system dynamics. In this 
way, the controller’s equation in the time domain is: 
?⃗? (𝑡) = ?⃗? ′(𝑡) + 𝑗𝜔?̂?𝑖 𝑔(𝑡) + 𝑒 𝑔(𝑡) (B.10)   
where ?⃗? ′(𝑡) is the output of the controller 𝐶 ′(𝑠), 𝑗𝜔?̂?𝑖 𝑔(𝑡) is the decoupling current 
components term, and 𝑒 𝑔(𝑡) is the feedforward term. 
Figure B.3 represents the same controller vector diagram as Figure B.2 but in scalar dq-
components. If  𝐿 − ?̂? = 0 the feedforward compensation is ideal and the current controller is 
the shown in Figure B.4, where there is not coupling between the current components and the 
grid voltage disappears from the system dynamics. As it can be seen in Figure B.4, the close-
loop analysis is the same for d-axis and q-axis, so it is enough to study one of them to obtain 
the transfer functions 𝐶 ′𝑑(𝑠) and 𝐶 
′
𝑞(𝑠). In this way, the vector transfer function shown in 
equation (B.9), ?⃗? ′(𝑠), has been changed in a scalar first order transfer function: 
𝑇′(𝑠) =
𝑖𝑔
𝑢′
=
1
𝑅 + 𝑠𝐿
 (B.11)   
The next step in the controller designing process consists on discretizing the plant 
model 𝑇′(𝑠) shown in (B.11). Although 𝑢′(𝑠) is PWM signal, here it is supposed to be a 
sinewave signal in order to consider that it is constant in a sample period. Doing this 
assumption and applying the Zero Order Hold (ZOH) discretization method the discrete plant 
is obtained: 
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𝑇′(𝑧) = (1 − 𝑧−1)𝑍 [
𝑇′(𝑠)
𝑠
] =
1
𝑅
(1 − 𝑒
−𝑅 𝑇𝑆
𝐿⁄ ) 𝑧−1
1 − 𝑒
−𝑅 𝑇𝑆
𝐿⁄  𝑧−1
=
𝑏𝑧−1
1 − 𝑎𝑧−1
=
𝑏
𝑧 − 𝑎
 (B.12)   
According with the above, the obtained current controller block diagram is the shown 
in Figure B.5. In this diagram an anti-windup has been added. 
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Figure B.3. Current controllers in dq-components block diagram. 
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Figure B.4. Scheme of current controllers with ideal decupling of dq-components and feedforward 
compensation. 
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Figure B.5. Current controller for the STATCOM system. 
To assume that the plant follows the equation (B.12), what is the same to say that the 
computational delay is not taken into account, the controller settling time (ts) should be 
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defined between five and ten times higher than the sample time (TS). Besides to the diagram 
shown in Figure B.5 the feedforward and the crossing decoupling should be added, so the 
input voltage for the PWM generator is: 
?⃗? (𝑘) = ?⃗? ′(𝑘) + 𝑗𝜔𝐿
𝑖 𝑔
∗
(𝑘) + 𝑖 𝑔(𝑘)
2
+ 𝑒 𝑔(𝑘) (B.13)   
And the controller has the following expression: 
𝐶′(𝑧) = 𝑘𝑝 + 𝑘𝑖
𝑇𝑆
𝑧 − 1
= 𝑘𝑝
𝑧 − 𝛼
𝑧 − 1
 (B.14)   
In this way, the loop gain 𝑇′(𝑧) ∙ 𝐶′(𝑧) has two poles located in p1 = 1, and p2 = a very 
close to 1, and a zero located in z = α, as shown in Figure B.6. Depending on the controller 
gain, the close-loop system may also have two complex conjugate poles. In this case the 
general formula for the close-loop transfer function denominator is 
𝐷(𝑧) = (𝑧 − 𝜌𝑒𝑗𝜗)(𝑧 − 𝜌𝑒−𝑗𝜗) = 𝑧2 − (2𝜌 cos 𝜗)𝑧 + 𝜌2 (B.15)   
where 𝜌 = 𝑒−(𝜁𝜔𝑛𝑇𝑆), and 𝜗 = 𝜔𝑛𝑇𝑆√1 − 𝜁2. So, it implies that: 
𝑘𝑝 =
1 + 𝑎 − 2𝜌 cos 𝜗
𝑏
;        𝛼 =
𝑎 − 𝜌2
1 + 𝑎 − 2𝜌 cos 𝜗
;       𝑘𝑖 =
𝑘𝑝
𝑇𝑆
(1 − 𝛼) (B.16)   
2 poles
Re
1
j Im
1
-1
-1
 
Figure B.6. Root locus for the close-loop function  𝑇′(𝑧) ∙ 𝐶′(𝑧). 
In this case, as the used sample time is Ts = 100 μs, the chosen value for the settling 
time is tsC = 7.5 ms. The damping ratio is ζ = 0.707, and the relationship between ts and ωn is 
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𝑡𝑠 ≈
4.6
𝜁 ∙ 𝜔𝑛
 (B.17)   
Finally, the value for the anti-windup gain is usually chosen as the inverse of the 
proportional gain, 𝑘𝑎𝑤 =
1
𝑘𝑝
⁄ . 
B.1.3. Active power controller 
In the described STATCOM system the control of the active power is done through a 
DC-bus voltage controller. This is because in this kind of application there are not elements 
that generate power, there are only capacitors, and the active power exchanged is very low 
(only the converter losses). So, the DC-bus controller duty is to maintain constant the DC-bus 
voltage. The DC-bus controller, which indirectly controls the active power, sends the active 
current reference to the current controller. 
As in the previous controller design, the first step is identifying the plant. In this case, 
the DC-bus is modeled as an ideal capacitor. Its dynamic equivalent circuit is represented in 
Figure B.7. When the STATCOM system is based in a multilevel converter, as it happens in 
this case, the DC-bus is modeled as the equivalent capacity of all the capacitors that compose 
the DC-bus. 
Pg
uDC
PL
uDC
uDC
CDC
iCdc
iDC1 iDC2
Grid side Load side
 
Figure B.7. DC-bus Dynamic equivalent circuit. 
In Figure B.7 the following variables appear: 
- CDC is the ideal DC-bus capacity. 
- uDC is the DC-bus voltage. 
- iCdc is the current through CDC. 
- iDC1 is the DC-bus current in the grid side. 
- iDC2 is the DC-bus current in the load side. 
- Pg is the grid active power. 
- PL is the load active power. 
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In this case the DC-bus model will be based in the stored energy in the capacitor. The 
temporal variation in this energy is calculated as the instant subtraction of the grid and load 
powers with the signs that are represented in Figure B.7. In this way: 
1
2
𝐶𝐷𝐶
𝑑𝑢𝐷𝐶
2
𝑑𝑡
= 𝑃𝑔 − 𝑃𝐿 = 𝑒𝑞𝑖𝑞 − 𝑃𝐿 (B.18)   
If we define 𝑊 = 𝑢𝐷𝐶
2  [129], the previous equation can be reformulated as a first order 
system: 
1
2
𝐶𝐷𝐶
𝑑𝑊
𝑑𝑡
= 𝑒𝑞𝑖𝑞 − 𝑃𝐿 (B.19)   
Linearizing equation (B.19) through a small-signal modelling, despising the second 
order perturbations and considering that in steady state 𝑒𝑞𝑖𝑞 = 𝑃𝐿, the following equation is 
obtained: 
1
2
𝐶𝐷𝐶
𝑑?̃?
𝑑𝑡
= 𝑒𝑞 ?̃?𝑞 + ?̃?𝑞𝑖𝑞 − ?̃?𝐿 (B.20)   
In this case, the transfer function to be searched is ?̃? ?̃?𝑞⁄ . The perturbations are 
considered zero but ?̃?𝐿 due to it depends on ?̃? and on the DC-bus load. So, equation (B.20) is 
transformed into 
1
2
𝐶𝐷𝐶
𝑑?̃?
𝑑𝑡
= 𝑒𝑞𝑖?̃? − ?̃?𝐿 (B.21)   
From (B.21) and supposing that ?̃?𝐿 = ?̃? 𝑅𝐿
⁄ (being 𝑅𝐿 the resistance in the load side), 
the relationship between 𝑖?̃? and ?̃? in the Laplace domain is 
?̃?
𝑖?̃?
(𝑠) =
𝑒𝑞𝑅𝐿
𝐶𝐷𝐶𝑅𝐿
2 𝑠 + 1
 (B.22)   
If satisfied that 𝐶𝐷𝐶𝑅𝐿 ≥ 40𝑇𝑆, that is very usual, the equation (B.22) can be 
approximated as 
?̃?
𝑖?̃?
(𝑠) =
2𝑒𝑞
𝑠𝐶𝐷𝐶
 (B.23)   
In this way the controller constants’ values are independent from 𝑅𝐿. Additionally, the 
previous equation can be made independent from the grid voltage (that may have variations) 
with the following transformation: 
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?̃?
?̃?𝑔
(𝑠) =
2
𝑠𝐶𝐷𝐶
 (B.24)   
So, the plant model used in this case will be the expressed in the transfer function 
(B.24). Figure B.8 represents this transfer function considering ?̃?𝑔 as a system perturbation, 
and it can be expressed as 
𝐺(𝑠) =
2
𝑠𝐶𝐷𝐶
 (B.25)   
eq
2
sCDC
iq 
+
PL
W
 
Figure B.8. Approximate model of the DC-bus independent of the RL. 
Figure B.9 represents the control loop of uDC. In that figure a ZOH block has been 
added as the control proposals are in discrete domain. Previously to the ZOH block the current 
controller has been included. In this way, the transfer function of the proportional-integral (PI) 
controller is: 
𝑃𝑔
∗
𝑢𝐷𝐶
2 ∗ − 𝑢𝐷𝐶
2
= 𝑘𝑝𝐷𝐶
𝑧 − 𝛼𝐷𝐶
𝑧 − 1
 (B.26)   
being kpDC and αDC the constants of the DC-bus voltage PI controller. If the uDC controller and 
the current controller are perfectly decoupled the block diagram can be simplified as shown in 
Figure B.10. To consider both controllers decoupled the DC- bus controller settling time must 
be at least ten times higher than the settling time for the current controller, in this case 
tsDC = 100 ms. Besides that, in order to avoid high overvoltage in uDC, the damping ratio 
should be 𝜁 ≥ 1 √2⁄ . Under these conditions, and using the same method as in the previous 
subsection, the constants kpDC and αDC are obtained. 
eq
2
sCDC
iq(t) 
+
PL(t)
W(t)Pg(t)
ZOH
iq(k)
Tq tot '
Pg(k)*
PI
 
+

uDC*(k)2
PlantCurrent controller
 
Figure B.9. Control loop of uDC in z-domain considering the capacitor energy as control variable. 
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
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Figure B.10. DC-bus controller considering the voltage and current controllers perfectly decoupled. 
Due to an STATCOM exchange reactive power with the grid, the reactive power 
reference variation implies variations in the fundamental harmonic of the converter output 
voltage Vout, represented in Figure B.11. When the converter works in capacitive mode, the 
amplitude of Vout will take a value higher than the voltage in the PCC, VPCC. Therefore, if the 
sinusoidal PWM with third harmonic injection is used the following constraint should be 
fulfilled: 
?̂?𝑜𝑢𝑡(𝑡) ≤
𝑢𝐷𝐶
2
∙ 1.154 =
𝑢𝐷𝐶
√3
 (B.27)   
On the other hand, when the converter behaves as inductive mode, the amplitude of Vout 
will be lower than the amplitude of VPCC, so, if  uDC is maintained constant, the amplitude 
modulation index will be reduced considerably, which affects to the harmonic content of the 
output voltage. 
PCC
VSC and
PWM generator
AC grid

+
  
+
+

Vout-abcVPCC-abc L
PPCC
QPCC

+

Pref
Qref
PPCC
QPCC
f(t)
A(t)
K1(s)
K2(s)
Vout-abc
VPCC-abc
 
Figure B.11. STATCOM single-line diagram with the used variables for calculate the DC-bus voltage 
reference. 
The objective now is quantify the value of Vout in such way that for both, transient and 
steady states, the value of uDC assures a right operation and the modulation index around 0.9. 
This makes that the harmonic content of the grid current is almost equal when working in both 
modes, inductive and capacitive. 
So in this case the peak value of Vout will be assumed to be the same as in [71]: 
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?̂?𝑜𝑢𝑡(𝑡) = {?̂?𝑃𝐶𝐶
2 +
4
9
(
𝐿𝜔
?̂?𝑃𝐶𝐶
)
2
(𝑃𝑃𝐶𝐶
2 + 𝑄𝑃𝐶𝐶
2 ) +
4𝐿𝜔
3
𝑄𝑃𝐶𝐶
+
4
9
(
𝐿𝜔
?̂?𝑃𝐶𝐶
)
2
[(
1
𝜔
𝑑𝑃𝑃𝐶𝐶
𝑑𝑡
)
2
+ (
1
𝜔
𝑑𝑄𝑃𝐶𝐶
𝑑𝑡
)
2
] + [
4𝐿𝜔
3
+
8
9
(
𝐿𝜔
?̂?𝑃𝐶𝐶
)
2
𝑄𝑃𝐶𝐶] (
1
𝜔
𝑑𝑃𝑃𝐶𝐶
𝑑𝑡
)
+ [−
8
9
(
𝐿𝜔
?̂?𝑃𝐶𝐶
)
2
𝑃𝑃𝐶𝐶] (
1
𝜔
𝑑𝑄𝑃𝐶𝐶
𝑑𝑡
)}
1
2
 
(B.28)   
The previous equation is for steady state conditions of active and reactive power (PPCC and 
QPCC), and also for transient state conditions ( 
𝑑𝑃𝑃𝐶𝐶
𝑑𝑡
 and 
𝑑𝑄𝑃𝐶𝐶
𝑑𝑡
 ). 
According to equation (B.27), and in order to determine a value of ?̂?𝑜𝑢𝑡(𝑡) than can be 
software implemented easily, (B.28) is simplified obtaining the following equation: 
?̂?𝑜𝑢𝑡(𝑡) = √?̂?𝑃𝐶𝐶
2
+
4
9
(
𝐿𝜔
?̂?𝑃𝐶𝐶
)
2
(𝑃𝑃𝐶𝐶
2 + 𝑄𝑃𝐶𝐶
2 ) +
4𝐿𝜔
3
𝑄𝑃𝐶𝐶 ≈ √?̂?𝑃𝐶𝐶
2
+
4𝐿𝜔
3
𝑄𝑃𝐶𝐶 
(B.29)   
From previous equation, the reference for the DC-bus voltage can be stablished as a 
function of the reactive power. 
Moreover, the most significant transient-state terms can be added to (B.29) to obtain 
the following equation: 
?̂?𝑜𝑢𝑡(𝑡) ≈ √?̂?𝑃𝐶𝐶
2
+
4𝐿𝜔
3
𝑄𝑃𝐶𝐶 +
4𝐿
3
𝑑𝑃𝑃𝐶𝐶
𝑑𝑡
 (B.30)   
B.1.4. Reactive power controller 
The reactive power controller in a STATCOM system may be composed by three 
different parts that fulfill the following tasks: 
- Controlling the reactive power, Q. 
- Controlling the voltage, V. 
- Controlling the power factor, PF. 
Each one of the previous controllers represents an operation mode of the STATCOM 
system, and the three of them work over the same parameter in the PCC, what is the same to 
say that the three modify the reactive power, so also modify the voltage in the point of 
common coupling, and at the same time they change the power factor. Due to this fact, only 
one of them can be selected at once. 
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The three mentioned choices will be explained bellow. 
B.1.4.1. Reactive power controller (Q) 
Figure B.12 shows the reactive power controller block diagram. With this controller, if 
the reference Q* is set to 0, this allows the converter supplies the active power consumed by 
the grid filter capacitor bank, thus the displacement power factor (DPF) in the PCC will be 1. 
If this controller is not used the DPF will be lower than 1. 
Q 
+

Q*
PlantPI
 
Figure B.12. Reactive power controller (Q-controller). 
In Figure B.12 the feedback signal, Q, is obtained through the following equation: 
𝑄𝑃𝐶𝐶 = −𝑒𝑑𝑃𝐶𝐶 ∙ 𝑖𝑞 + 𝑒𝑞𝑃𝐶𝐶 ∙ 𝑖𝑑 (B.31)   
The plant for this controller can be considered to be 1, so the controller’s role is to 
smooth the system response when the reference or the load vary, and to assure that the steady 
state error is zero. 
In order to adjust this controller independently to the inner current control loop, its 
settling time must be at least ten times slower than the current controller settling time. In this 
work the chosen value for the settling time is tsQ = 150 ms. 
B.1.4.2. Voltage controller (V) 
Figure B.13 represents the single-line scheme of a STATCOM system connected to the 
grid, which Thevenin equivalent circuit is represented by an ideal voltage source and 
equivalent impedance composed by Lg and Rg. 
U
PCC
V
VSC
E
+ +
Grid
L R Lg Rg
i  
Figure B.13. Single-line scheme of a grid-connected STATCOM system. 
From Figure B.13 it is possible to develop the little-signal model in dq-components that 
describes the PCC voltage dynamics: 
?⃗? (𝑡) = 𝑅𝑔𝑖 (𝑡) + 𝐿𝑔
𝑑𝑖 (𝑡)
𝑑𝑡
+ 𝑗𝜔𝑖 (𝑡) + 𝑒 (𝑡) (B.32)   
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If equation (B.32) is decomposed into real and imaginary parts, and assuming that 
𝑅𝑔𝑖 (𝑡) ≈ 0 and that 𝐿𝑔
𝑑𝑖 (𝑡)
𝑑𝑡
⁄ ≈ 0, due to the PCC voltage control dynamics is very slow, it 
is obtained the following expressions: 
𝑢𝑑(𝑡) = 𝜔𝐿𝑔𝑖𝑞(𝑡) + 𝑒𝑑(𝑡) = 0 
𝑢𝑞(𝑡) = 𝜔𝐿𝑔𝑖𝑑(𝑡) + 𝑒𝑑(𝑡)         
(B.33)   
ud = 0 because the PLL that is connected to the PCC is tuned in such way that the 
projection of the PCC voltage over the d-axis is 0, as was mentioned in (B.3). Having those 
considerations into account, the PCC voltage model can be represented like in Figure B.14. 
id
ωLg 
+
+ ud
ed
 
Figure B.14. PCC voltage controller model in dq-axis. 
Modifying the PCC voltage is only possible if the grid impedance is not null. In that 
case, the higher is the grid impedance, the higher will be the range of variation of PCC 
voltage. If this grid impedance is small, for voltage variations in the PCC it will be essential to 
inject or consume huge currents into the grid. 
The PCC voltage regulation through a STATCOM system is based in the graphic 
shown in Figure B.15. The different load lines represent the voltage-reactive current 
characteristic of the grid. Then, if the STATCOM is configured to regulate the PCC voltage, it 
would be able to set the voltage VT to the reference voltage independently to the grid load line. 
Static 
Comp.
V±ΔV
X VT
IQ
VRef
VT
IC
0
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ILmaxICmax IC2 IL3
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ΔVLmax
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Load line 3
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Figure B.15. PCC voltage regulation with a STATCOM system. 
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The controller proposed in this case is shown in Figure B.16. It consists on a PI 
controller, an anti-windup gain, and a droop gain that is subtracted from the error between the 
reference and the measure. The tuning of the controller constants is done as explained in 
previous subsections. 
B.1.4.3. Power factor controller (PF) 
The power factor controller consists on using the reactive power controller but giving 
as reference the following: 
𝑞∗ =
𝑝
𝑃𝐹∗
√1 − 𝑃𝐹∗ (B.34)   
being PF* the power factor reference, q* the reference applied to the reactive power 
controller, and p the real active power measured in PCC. Although the power factor is a 
variable that has no sign, in this case a sign will be added to it in order to discriminate both 
operation modes. In this way sign ‘+’ indicates capacitive behavior, and ‘-’ indicates inductive 
mode. 
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Figure B.16. PCC voltage controller. 
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Appendix C: INDUCTION MACHINE DESCRIPTION 
AND CONTROL 
The widely extended use of induction machines (IM), especially the squirrel-cage 
motors, in the industry is due to their ruggedness and simplicity. For this reason the induction 
motor drives dominate the world market. Then, the challenge is design a control structure for 
the induction machine, having into account that the rotor currents or the rotor flux in a 
squirrel-cage motor cannot be directly monitored and the stator field rotation speed can be 
different to the rotor speed. 
In general terms, an asynchronous machine can be considered as a transformer where 
the secondary winding (rotor) is mounted on mechanical bearings, and rotates inside the 
primary winding (stator) leaving between them an airgap. 
The stator consists basically of several coils embedded in the slots of a magnetic core. 
In general, all the coils are identical and the span between them is called the pole pitch. The 
number of poles can be defined as the number of times that a single phase is repeated along 
the periphery of the stator. In every pole there are three zones, one per phase, where one or 
several slots per phase can be found. 
Regarding the rotor topology, two kind of IM can be taken into account. The squirrel 
cage IM consists of a laminated core with uniform bars short‐circuited by end‐rings, while a 
wound rotor IM is provided of three‐phase windings (as in stator) connected to some copper 
rings and fixed brushes. It have been demonstrated that a symmetric cage with round bars can 
be modelled as a three‐phase winding. Hence, these two types of IM rotor are equivalent. 
In this section the mathematical model of an induction machine will be explained, and 
also the controllers used in this work. 
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C.1. Asynchronous machine mathematical model 
The main expression within the mathematical model of an induction machine is the 
voltage-current equation. In (C.1) this expression reduced to the stator is represented using 
matrix form and abc-reference frames. Note that to reduce a rotor variable to the stator only is 
needed to use the transformer equivalent ratio between rotor and stator windings. The 
variables with an s subscript are related to the stator and those with r related with the rotor. 
[𝑉] = [𝑟][𝑖] + [𝑒] 
[𝑒] =
𝑑[𝜆]
𝑑𝑡
 
[𝜆] = [𝐿(𝜃𝑒𝑟)][𝑖] 
[𝑟] =
[
 
 
 
 
 
𝑟𝑠 0 0
0 𝑟𝑠 0
0 0 𝑟𝑠
0 0 0
0 0 0
0 0 0
0 0 0
0 0 0
0 0 0
𝑟𝑟 0 0
0 𝑟𝑟 0
0 0 𝑟𝑟]
 
 
 
 
 
        [𝑉] =
[
 
 
 
 
 
𝑉𝑎𝑠
𝑉𝑏𝑠
𝑉𝑐𝑠
𝑉𝑎𝑟
𝑉𝑏𝑟
𝑉𝑐𝑟 ]
 
 
 
 
 
        [𝑖] =
[
 
 
 
 
 
𝑖𝑎𝑠
𝑖𝑏𝑠
𝑖𝑐𝑠
𝑖𝑎𝑟
𝑖𝑏𝑟
𝑖𝑐𝑟 ]
 
 
 
 
 
        [𝜆] =
[
 
 
 
 
 
𝜆𝑎𝑠
𝜆𝑏𝑠
𝜆𝑐𝑠
𝜆𝑎𝑟
𝜆𝑏𝑟
𝜆𝑐𝑟 ]
 
 
 
 
 
 
(C.1)   
In (C.1) [𝑉] is the voltage matrix, [𝑖] the current matrix, [𝜆] the flux linkages matrix, and [𝑒] 
is the back electromotive force (EMF) matrix. [𝐿(𝜃𝑒𝑟)] is the inductance matrix: 
[𝐿(𝜃𝑒𝑟)] = [
𝐿𝑠𝑠
𝑎𝑏𝑐 𝐿𝑠𝑟
𝑎𝑏𝑐
𝐿𝑟𝑠
𝑎𝑏𝑐 𝐿𝑟𝑟
𝑎𝑏𝑐]
6𝑥6
 
[𝐿𝑠𝑠
𝑎𝑏𝑐] = [
𝐿𝑙𝑠 + 𝐿𝑠𝑠 𝐿𝑠𝑚 𝐿𝑠𝑚
𝐿𝑠𝑚 𝐿𝑙𝑠 + 𝐿𝑠𝑠 𝐿𝑠𝑚
𝐿𝑠𝑚 𝐿𝑠𝑚 𝐿𝑙𝑠 + 𝐿𝑠𝑠
]     [𝐿𝑟𝑟
𝑎𝑏𝑐] = [
𝐿𝑙𝑟 + 𝐿𝑟𝑟 𝐿𝑟𝑚 𝐿𝑟𝑚
𝐿𝑟𝑚 𝐿𝑙𝑟 + 𝐿𝑟𝑟 𝐿𝑟𝑚
𝐿𝑟𝑚 𝐿𝑟𝑚 𝐿𝑙𝑟 + 𝐿𝑟𝑟
] 
[𝐿𝑠𝑟
𝑎𝑏𝑐] = [𝐿𝑟𝑠
𝑎𝑏𝑐]𝑇 = 𝐿𝑠𝑟
[
 
 
 
 
 cos (𝜃𝑒𝑟) cos (𝜃𝑒𝑟 +
2𝜋
3
) cos (𝜃𝑒𝑟 −
2𝜋
3
)
cos (𝜃𝑒𝑟 −
2𝜋
3
) cos (𝜃𝑒𝑟) cos (𝜃𝑒𝑟 +
2𝜋
3
)
cos (𝜃𝑒𝑟 +
2𝜋
3
) cos (𝜃𝑒𝑟 −
2𝜋
3
) cos (𝜃𝑒𝑟) ]
 
 
 
 
 
 
(C.2)   
where 𝐿𝑙𝑠 and 𝐿𝑙𝑟 are the stator and rotor winding leakage inductances per phase, 𝐿𝑠𝑠 and 𝐿𝑟𝑟 
are the self-inductance of the stator and rotor windings, respectively, and 𝐿𝑠𝑟 is the peak value 
of the stator-to-rotor mutual inductance. 
Replacing the EMF in (C.1) by the time derivative of the flux linkage it is obtained the 
following expression: 
[𝑉] = [𝑟][𝑖] +
𝑑[𝜆]
𝑑𝑡
=  [𝑟][𝑖] + [𝐿(𝜃𝑒𝑟)]
𝑑[𝑖]
𝑑𝑡
+
𝑑[𝐿(𝜃𝑒𝑟)]
𝑑𝜃𝑒𝑟
[𝑖]
𝑑𝜃𝑒𝑟
𝑑𝑡
 (C.3)   
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In this way a 6
th
 order nonlinear model with time-varying coefficients has been 
obtained. This is due to the inductance matrix depends on the electrical rotor position. 
The previous model is not very used because of the high computation effort that it 
implies; instead the model in dq-reference frame is used as it achieves constant values for the 
inductances. The abc three-phase to ω-rotating reference frame (dqω) is defined as 
𝑇𝑎𝑏𝑐→𝑑𝑞(𝜃) =
2
3
[
cos(𝜃) cos (𝜃 −
2𝜋
3
) cos (𝜃 +
2𝜋
3
)
− sin(𝜃) − sin (𝜃 −
2𝜋
3
) − sin (𝜃 +
2𝜋
3
)
] (C.4)   
where 𝜃 =
𝑑𝜔
𝑑𝑡
. And the pseudo inverse matrix 𝑇𝑑𝑞→𝑎𝑏𝑐(𝜃) is 
𝑇𝑑𝑞→𝑎𝑏𝑐(𝜃) =
[
 
 
 
 
cos(𝜃) − sin(𝜃)
cos (𝜃 −
2𝜋
3
) − sin (𝜃 −
2𝜋
3
)
cos (𝜃 +
2𝜋
3
) − sin (𝜃 +
2𝜋
3
)]
 
 
 
 
 (C.5)   
In this way, the stator voltage of equation (C.3) can be rewritten in dqω as: 
[𝑉𝑑𝑞𝜔𝑠] = [𝑇𝑎𝑏𝑐→𝑑𝑞(𝜃)] ([𝑟𝑠][𝑇𝑑𝑞→𝑎𝑏𝑐(𝜃)][𝑖𝑑𝑞𝜔𝑠] +
𝑑([𝑇𝑑𝑞→𝑎𝑏𝑐(𝜃)][𝜆𝑑𝑞𝜔𝑠])
𝑑𝑡
) (C.6)   
The time-derivative term may be expressed as: 
𝑑([𝑇𝑑𝑞→𝑎𝑏𝑐(𝜃)][𝜆𝑑𝑞𝜔𝑠])
𝑑𝑡
= 𝜔
𝑑([𝑇𝑑𝑞→𝑎𝑏𝑐(𝜃)])
𝑑𝜃
[𝜆𝑑𝑞𝜔𝑠] + [𝑇𝑑𝑞→𝑎𝑏𝑐(𝜃)]
𝑑([𝜆𝑑𝑞𝜔𝑠])
𝑑𝑡
 (C.7)   
Replacing (C.6) into (C.7) and rearranging, the following expression is obtained: 
[𝑉𝑑𝑞𝜔𝑠] = [𝑟𝑠][𝑖𝑑𝑞𝜔𝑠] +
𝑑([𝜆𝑑𝑞𝜔𝑠])
𝑑𝑡
+ 𝜔 [
0 1
−1 0
] [𝜆𝑑𝑞𝜔𝑠] (C.8)   
where [𝑟𝑠] is the stator resistance matrix: 
[𝑟𝑠] = [
𝑟𝑠 0
0 𝑟𝑠
] (C.9)   
Figure C.1 shows the angle shift that exists between the stator and rotor abc-axis. This 
angle must be taken into account when referring rotor variables into other reference frames. 
According to this and following the same procedure as in the case of the stator, the rotor 
voltage expression is: 
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[𝑉𝑑𝑞𝜔𝑟] = [𝑟𝑟][𝑖𝑑𝑞𝜔𝑟] +
𝑑([𝜆𝑑𝑞𝜔𝑟])
𝑑𝑡
+ (𝜔 − 𝜔𝑒𝑟) [
0 1
−1 0
] [𝜆𝑑𝑞𝜔𝑟] (C.10)   
where 𝜔𝑒𝑟 is the electrical rotor speed and [𝑟𝑟] is the rotor resistance matrix: 
𝑑𝜔𝑒𝑟
𝑑𝑡
= 𝜃𝑒𝑟 (C.11)   
[𝑟𝑟] = [
𝑟𝑟 0
0 𝑟𝑟
] (C.12)   
ar
cr
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a
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Figure C.1. Rotor and stator diagram in abc-frames. 
On the other hand, the stator flux expression in dqω is: 
[𝜆𝑑𝑞𝜔𝑠] = [𝑇𝑎𝑏𝑐→𝑑𝑞(𝜃)][𝐿𝑠𝑠
𝑎𝑏𝑐][𝑇𝑑𝑞→𝑎𝑏𝑐(𝜃)][𝑖𝑑𝑞𝜔𝑠]
+ [𝑇𝑎𝑏𝑐→𝑑𝑞(𝜃)][𝐿𝑠𝑟
𝑎𝑏𝑐][𝑇𝑑𝑞→𝑎𝑏𝑐(𝜃 − 𝜃𝑒𝑟)][𝑖𝑑𝑞𝜔𝑟] 
(C.13)   
Or expressed in other way: 
[𝜆𝑑𝑞𝜔𝑠] = [
𝐿𝑙𝑠 + 𝐿𝑚 0
0 𝐿𝑙𝑠 + 𝐿𝑚
] [𝑖𝑑𝑞𝜔𝑠] + [
𝐿𝑚 0
0 𝐿𝑚
] [𝑖𝑑𝑞𝜔𝑟] (C.14)   
where 𝐿𝑚 is the magnetizing inductance. Remember that all rotor quantities are referred to the 
stator winding through the transformer equivalent ratio: 
𝐿𝑚 =
3
2
𝐿𝑠𝑠 =
3
2
𝐿𝑠𝑟 =
3
2
𝐿𝑟𝑟 (C.15)   
In a similar way, the dqω rotor flux expression is given by: 
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[𝜆𝑑𝑞𝜔𝑟] = [𝑇𝑎𝑏𝑐→𝑑𝑞(𝜃)][𝐿𝑟𝑠
𝑎𝑏𝑐][𝑇𝑑𝑞→𝑎𝑏𝑐(𝜃)][𝑖𝑑𝑞𝜔𝑠]
+ [𝑇𝑎𝑏𝑐→𝑑𝑞(𝜃)][𝐿𝑟𝑟
𝑎𝑏𝑐][𝑇𝑑𝑞→𝑎𝑏𝑐(𝜃 − 𝜃𝑒𝑟)][𝑖𝑑𝑞𝜔𝑟] 
(C.16)   
or: 
[𝜆𝑑𝑞𝜔𝑟] = [
𝐿𝑚 0
0 𝐿𝑚
] [𝑖𝑑𝑞𝜔𝑠] + [
𝐿𝑙𝑟 + 𝐿𝑚 0
0 𝐿𝑙𝑟 + 𝐿𝑚
] [𝑖𝑑𝑞𝜔𝑟] (C.17)   
As it can be seen, in the previous expressions all parameters are time invariant and now 
only two axes are taken into account instead of three. This fact easies the induction machine 
analysis. 
In the case that ω is zero the obtained reference frame is known as stationary reference 
frame. Substituting the value ω = 0 in the equations (C.8) and (C.10), the following 
expressions can be obtained: 
𝑉𝛼𝑠 = 𝑟𝑠𝑖𝛼𝑠 +
𝑑𝜆𝛼𝑠
𝑑𝑡
                                       𝑉𝛽𝑠 = 𝑟𝑠𝑖𝛽𝑠 +
𝑑𝜆𝛽𝑠
𝑑𝑡
 
𝜆𝛼𝑠 = 𝐿𝑠𝑖𝛼𝑠 + 𝐿𝑚𝑖𝛼𝑟                                    𝜆𝛽𝑠 = 𝐿𝑠𝑖𝛽𝑠 + 𝐿𝑚𝑖𝛽𝑟  
𝑉𝛼𝑟 = 𝑟𝑟𝑖𝛼𝑟 +
𝑑𝜆𝛼𝑟
𝑑𝑡
+ 𝜔𝑒𝑟𝜆𝛽𝑟                     𝑉𝛽𝑟 = 𝑟𝑟𝑖𝛽𝑟 +
𝑑𝜆𝛽𝑟
𝑑𝑡
− 𝜔𝑒𝑟𝜆𝛼𝑟 
𝜆𝛼𝑟 = 𝐿𝑟𝑖𝛼𝑟 + 𝐿𝑚𝑖𝛼𝑠                                    𝜆𝛽𝑟 = 𝐿𝑟𝑖𝛽𝑟 + 𝐿𝑚𝑖𝛽𝑠 
(C.18)   
where 𝐿𝑠 and 𝐿𝑟 are the stator and rotor inductances respectively: 
𝐿𝑠 = 𝐿𝑙𝑠 + 𝐿𝑚 
𝐿𝑟 = 𝐿𝑙𝑟 + 𝐿𝑚 
(C.19)   
The induction machine model in synchronous reference frame is obtained when ω 
matches up with the stator excitation frequency ωe, turning the dqω reference frame into dq: 
𝑉𝑑𝑠 = 𝑟𝑠𝑖𝑑𝑠 +
𝑑𝜆𝑑𝑠
𝑑𝑡
− 𝜔𝑒𝜆𝑞𝑠                                       𝑉𝑞𝑠 = 𝑟𝑠𝑖𝑞𝑠 +
𝑑𝜆𝑞𝑠
𝑑𝑡
+ 𝜔𝑒𝜆𝑑𝑠 
𝜆𝑑𝑠 = 𝐿𝑠𝑖𝑑𝑠 + 𝐿𝑚𝑖𝑑𝑟                                                    𝜆𝑞𝑠 = 𝐿𝑠𝑖𝑞𝑠 + 𝐿𝑚𝑖𝑞𝑟  
𝑉𝑑𝑟 = 𝑟𝑟𝑖𝑑𝑟 +
𝑑𝜆𝑑𝑟
𝑑𝑡
− (𝜔𝑒 −𝜔𝑒𝑟)𝜆𝑞𝑟                     𝑉𝑞𝑟 = 𝑟𝑟𝑖𝑞𝑟 +
𝑑𝜆𝑞𝑟
𝑑𝑡
+ (𝜔𝑒 − 𝜔𝑒𝑟)𝜆𝑑𝑟 
𝜆𝑑𝑟 = 𝐿𝑟𝑖𝑑𝑟 + 𝐿𝑚𝑖𝑑𝑠                                                   𝜆𝑞𝑟 = 𝐿𝑟𝑖𝑞𝑟 + 𝐿𝑚𝑖𝑞𝑠 
(C.20)   
In such conditions, Figure C.2 shows the induction machine equivalent circuit in 
synchronous reference frames described in (C.20). The factors included in d-axis circuit and 
belong to q-axis and vice versa are introduced as dependent voltage sources. 
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Figure C.2. Induction machine equivalent circuit in synchronous reference frames. 
In induction machines the torque is defined as the tendency of a force to rotate an 
object (the load) around and axis (the rotor). In this it will be used the following expression for 
the machine torque: 
𝑇𝑒𝑚 =
3
2
𝑝(𝜆𝑑𝑠𝑖𝑞𝑠 − 𝜆𝑞𝑠𝑖𝑑𝑠) =
3
2
𝑝(𝜆𝑞𝑟𝑖𝑑𝑟 − 𝜆𝑑𝑟𝑖𝑞𝑟) =
3
2
𝑝𝐿𝑚(𝑖𝑞𝑠𝑖𝑑𝑟 − 𝑖𝑑𝑠𝑖𝑞𝑟) (C.21)   
Where p is the number of pole pairs. 
On the other hand, the power that the machine may develop is: 
𝑃𝑒𝑚 = 𝑇𝑒𝜔𝑚𝑟 (C.22)   
Being 𝜔𝑚𝑟 the mechanical rotor speed: 
𝜔𝑚𝑟 =
𝜔𝑒𝑟
𝑝
 (C.23)   
When a variation is produced in the vector product of two flux linkages, a torque is 
generated to create opposition to that variation. In the case of induction machines, there are 
two flux linkages: one in stator and the other in rotor. If the rotation speed of the rotor flux 
(𝜔𝑒𝑟) is different from stator one (𝜔𝑒), the vector product between both fluxes varies and a 
torque is developed. The difference between both speeds is known as slip speed, 𝜔𝑠, and a 
then the ratio known as slip can be defined: 
𝑠 =
𝜔𝑒 −𝜔𝑒𝑟
𝜔𝑒
=
𝜔𝑠
𝜔𝑒
 (C.24)   
The slip ratio gives information about the developed torque and power. Moreover, it 
could be used to know the machine working mode. Attending to this objective, in order to 
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relate the power and torque with the slip the machine model is analyzed in steady state. In 
these conditions, the voltage equations in (C.18) can be expressed as: 
𝑉𝛼𝑠 = 𝑟𝑠𝑖𝛼𝑠 + 𝑗𝜔𝑒(𝐿𝑠𝑖𝛼𝑠 + 𝐿𝑚𝑖𝛼𝑟)                                             
𝑉𝛼𝑟 = 𝑟𝑟𝑖𝛼𝑟 + 𝑗𝜔𝑒(𝐿𝑟𝑖𝛼𝑟 + 𝐿𝑚𝑖𝛼𝑠) + 𝜔𝑒𝑟(𝐿𝑟𝑖𝛽𝑟 + 𝐿𝑚𝑖𝛽𝑠) 
𝑉𝛽𝑠 = 𝑟𝑠𝑖𝛽𝑠 + 𝑗𝜔𝑒(𝐿𝑠𝑖𝛽𝑠 + 𝐿𝑚𝑖𝛽𝑟)                                             
𝑉𝛽𝑟 = 𝑟𝑟𝑖𝛽𝑟 + 𝑗𝜔𝑒(𝐿𝑟𝑖𝛽𝑟 + 𝐿𝑚𝑖𝛽𝑠) − 𝜔𝑒𝑟(𝐿𝑟𝑖𝛼𝑟 + 𝐿𝑚𝑖𝛼𝑠) 
(C.25)   
If a space-vector notation (𝑋 𝛼𝛽 = 𝑋𝛼 + 𝑗𝑋𝛽) is used, the equations in (C.25) can be 
rewritten as follows: 
?⃗⃗? 𝛼𝛽𝑠 = (𝑟𝑠 + 𝑗𝜔𝑒𝐿𝑠)𝑖 𝛼𝛽𝑠 + 𝑗𝜔𝑒𝐿𝑚𝑖 𝛼𝛽𝑟 
?⃗⃗? 𝛼𝛽𝑟 = (𝑟𝑟 + 𝑗𝑠𝜔𝑒𝐿𝑟)𝑖 𝛼𝛽𝑟 + 𝑗𝑠𝜔𝑒𝐿𝑚𝑖 𝛼𝛽𝑠 
(C.26)   
The α-axis component matches up with the a-axis component. Taking into account this 
consideration, if the rotor voltage equation is divided by the slip and rearranging terms using 
(C.19), the following expression is obtained: 
𝑉𝑎𝑠 = 𝑟𝑠𝑖𝑎𝑠 + 𝑗𝜔𝑒𝐿𝑙𝑠𝑖𝑎𝑠 + 𝑗𝜔𝑒𝐿𝑚(𝑖𝑎𝑠 + 𝑖𝑎𝑟) 
𝑉𝑎𝑟
𝑠
=
𝑟𝑟
𝑠
𝑖𝑎𝑟 + 𝑗𝜔𝑒𝐿𝑙𝑟𝑖𝑎𝑟 + 𝑗𝜔𝑒𝐿𝑚(𝑖𝑎𝑠 + 𝑖𝑎𝑟) 
(C.27)   
According to equation (C.27), Figure C.3 represents the induction machine equivalent 
circuit in stationary reference frames. When the rotor resistance is separated out, the remaining 
term 𝑟𝑟(1 − 𝑠) 𝑠⁄  may be associated with the developed mechanical power, whereas the 
resistor 𝑟𝑟 𝑠⁄  is associated with the power through the airgap. Therefore, in steady state, the 
developed power average value is [130]: 
𝑃𝑒𝑚 = 3 𝑖𝑎𝑟
2  
1 − 𝑠
𝑠
 𝑟𝑟 (C.28)   
ias rs jωeLls jωeLlr
jωeLm
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+
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Figure C.3. Induction machine a-axis equivalent circuit in steady state 
An alternative expression for the developed electromagnetic torque can be derived from 
equation (C.28): 
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𝑇𝑒𝑚 =
𝑃𝑒𝑚
𝜔𝑚𝑟
= 
3 𝑝 𝑖𝑎𝑟
2 𝑟𝑟
𝜔𝑠 −𝜔𝑒𝑟
  (C.29)   
In order to obtain a relationship between the torque and the slip, the Thevenin’s 
equivalent can be applied in the circuit of Figure C.3, obtaining the circuit shown in Figure 
C.4 and the following expressions: 
𝑉𝑡ℎ =
𝑗𝜔𝑒𝐿𝑚
𝑟𝑠 + 𝑗𝜔𝑒(𝐿𝑙𝑠 + 𝐿𝑚)
𝑉𝑎𝑠 
𝑍𝑡ℎ = 𝑟𝑡ℎ + 𝑗𝑥𝑡ℎ =
𝑗𝜔𝑒𝐿𝑚(𝑟𝑠 + 𝑗𝜔𝑒𝐿𝑙𝑠)
𝑟𝑠 + 𝑗𝜔𝑒(𝐿𝑙𝑠 + 𝐿𝑚)
 
(C.30)   
In function of the Thevenin’s circuit parameters, the average value of the 
electromagnetic torque developed with constant voltage supply has the following expression: 
𝑇𝑒𝑚 =
3𝑝
𝜔𝑒
𝑉𝑡ℎ
2  
𝑟𝑟
𝑠
(𝑟𝑡ℎ +
𝑟𝑟
𝑠 )
2
+ (𝑥𝑡ℎ + 𝑥𝑙𝑟)2
 (C.31)   
ith rth jXth jωeLlr rr iar
+
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Figure C.4. Thevening’s equivalent of the stator when the rotor windings are short-circuited. 
Based on equation (C.31), Figure C.5 shows the torque variation as a function of the 
slip. The torque is null if no slip is produced in the machine. Besides, if the slip is positive the 
machine works as a motor while if it is negative the machine works as a generator. 
s
Torque
Motor
Generator
 
Figure C.5. Average torque as a function of the slip, having constant voltage supply. 
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As it can be seen in Figure C.5, when the machine works as a generator the 
electromagnetic torque is negative, and if it works as a motor the torque is positive. In the first 
case the rotor speed is higher than the stator frequency, and the opposite happens in the motor 
case. The maximum torque achieved by the machine must be developed when the machine 
starts its movement. 
Until this point the electromagnetic part of an induction machine has been 
mathematically described. Equation (C.32) shows the mechanical behavior of every rotating 
machine. This expression indicates the evolution of the rotor speed as a function of the 
difference between the developed and load torques. The inertia of the rotor is represented as J. 
𝐽
𝑝
𝑑𝜔𝑒
𝑑𝑡
= 𝑇𝑒𝑚 − 𝑇𝑚𝑒𝑐ℎ (C.32)   
C.2. Vector control of an induction machine 
The reason why the vector control is used in induction machine is that it allows 
controlling independently flux and torque with the two components of the synchronous 
reference frame stator current. Due to the flux dynamic response is slow, it is usually forced to 
be constant in order to avoid core saturation through flux weakening, while fast response is 
achieved in torque and speed. 
To make possible the induction machine control a voltage source converter (VSC) is 
used. In this way, the vector control will have as output signal a voltage reference that will be 
use to modulate the VSC. The voltage reference will be used to generate pulse-with modulated 
signals for the converter though a modulation method. 
As the squirrel-cage induction machine is de most commonly used in industry, the 
control will be described for this kind of machine. Hence, the rotor windings are 
short-circuited. The idea is to synchronize the d-axis with the rotor flux, and this is why vector 
control is also called field oriented control (FOC). There are several techniques to 
implementing the FOC in induction machines [130][131], and they can be divided into two 
categories: direct and indirect FOC. 
In direct field oriented control schemes the rotor flux angle is calculated by measuring 
the airgap flux. Besides, in these schemes the converter can be controlled through stator 
current or stator voltage references. So, we can distinguish between direct field oriented 
current control and direct FOC voltage control [130]. Both control schemes are represented 
respectively in Figure C.6.a and Figure C.6.b. 
The drift in the integrator associated with the flux sensor is especially problematic at 
very low frequency. Moreover, these control techniques usually employ hysteresis controllers. 
This implies a non-linear controller with high ripple over the responses. Instead of the 
previous method, the flux orientation can be obtained by measuring the currents and the rotor 
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position [130]. This is known as indirect field orientation control, and this is the method used 
in this case. A representation of this method appears in Figure C.7. 
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Figure C.6. Direct field oriented current control (a); and Direct field oriented voltage control (b). 
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Figure C.7. Indirect field oriented control. 
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As it is shown in Figure C.7, there are three main blocks in the indirect field oriented 
control: the speed control, the flux oriented control, and the current control. These three 
controllers will be explained separately in next subsections. 
As the general idea of the indirect flux oriented control is to synchronize the rotor flux 
with the d-axis, if this synchronization is achieved the q-axis flux component should be null 
(see Figure C.8). From (C.20) the following statement can be obtained: 
𝜆𝑞𝑟 = 𝐿𝑚𝑖𝑞𝑠 + 𝐿𝑟𝑖𝑞𝑟 = 0     →      𝑖𝑞𝑟 = −
𝐿𝑚
𝐿𝑟
𝑖𝑞𝑠 (C.33)   
If the rotor current q-component (C.33) is substituted in the torque equation (C.21) the 
following expression is obtained: 
𝑇𝑒𝑚 =
3
2
𝑝
𝐿𝑚
𝐿𝑟
𝜆𝑑𝑟𝑖𝑞𝑠 (C.34)   
Considering equation (C.34) we can see that if the rotor flux is not disturbed, the toque 
can be independently controlled though the stator current q-component. Besides, if a 
permanent perfect synchronization is desired, λqr must remain invariable, what is assured it its 
time derivative is null: 
𝑑𝜆𝑞𝑟
𝑑𝑡
= 0 (C.35)   
As the torque must be controlled by iqs, the d-axis flux linkage must be constant in 
steady state. Hence, its time derivative is considered null too. The slip speed value is obtained 
from the q-axis rotor voltage expression (C.20): 
𝑉𝑞𝑟⏟
0
= 𝑟𝑟𝑖𝑞𝑟 +
𝑑𝜆𝑞𝑟
𝑑𝑡⏟
0
+ (𝜔𝑒 − 𝜔𝑒𝑟)𝜆𝑑𝑟 
𝜔𝑠 = 𝜔𝑒 − 𝜔𝑒𝑟 = −
𝑟𝑟𝑖𝑞𝑟
𝜆𝑑𝑟
 
(C.36)   
And from the d-axis rotor voltage equation (C.20) it can be obtained the following: 
𝑉𝑑𝑟⏟
0
= 𝑟𝑟𝑖𝑑𝑟 +
𝑑𝜆𝑑𝑟
𝑑𝑡⏟
0
− (𝜔𝑒 − 𝜔𝑒𝑟) 𝜆𝑞𝑟⏟
0
 
𝑖𝑑𝑟 = 0 
(C.37)   
Thus, in steady state it must be satisfied the following expression: 
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𝜆𝑑𝑟 = 𝐿𝑚𝑖𝑑𝑠 (C.38)   
what indicates that the rotor flux amplitude can be controlled through ids. Substituting (C.38) 
in equation (C.36) and rearranging, the slip speed can be expressed as a function of the ratio 
between the stator current components in synchronous reference frame: 
𝜔𝑠 =
𝑟𝑟𝑖𝑞𝑠
𝐿𝑟𝑖𝑑𝑠
 (C.39)   
Therefore, the rotor flux amplitude can be adjusted through the d-axis stator current, 
and its orientation will be maintained by the slip speed or indirectly by the q-axis stator 
current, which controls the torque too. With the proper field orientation, the dynamics of λdr 
will be confined to the d‐axis and are determined by the rotor circuit time constant, τ: 
𝜏 =
𝐿𝑟
𝑟𝑟
 (C.40)   
From equations (C.20) and (C.37), we have that in transients the d-axis rotor flux is: 
𝜆𝑑𝑟 = −
𝑟𝑟𝑖𝑑𝑟
𝑆
=
𝑟𝑟𝐿𝑚
𝑟𝑟 + 𝐿𝑟  𝑆
𝑖𝑑𝑠 (C.41)   
Note that in equation (C.41) S does not represent the slip, but the Laplace operator 
(d/dt). 
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Figure C.8. Flux-oriented control vector diagram. 
Considering all the above explained, the control loop is designed. As it have been 
mentioned, it is composed by three controllers connected in series inside the control loop: the 
output of a controller is the input for the following one. It is evident that the dynamics of each 
of them will affect the rest, so, in order to reduce the influence of one controller over the rest, 
the response time of each one must be configured carefully. 
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The current controller is the most internal of the three inside the loop, so, it has to be 
set fast enough to not be considered as an influence over the external controllers. The flux 
oriented controller is in middle, and its settling time has to be bigger than the current controller 
and smaller than the speed controller. Thus, the speed controller has to be the slowest one of 
the three in the control loop, in order to avoid interferences in the dynamics between 
controllers. 
For the controllers tuning the following steps are carried out: 
- Obtain the plant transfer function in Laplace domain through the mathematical 
model presented previously. 
- Transform the transfer function into the discrete Z-domain due to the final objective 
is to design controllers to be implemented in a digital platform. 
- Calculate the closed-loop transfer function that is composed by the obtained 
discrete plant and the controller. In this case, the used controllers are 
proportional-integral (PI). 
- Once the closed-loop transfer function is obtained, its denominator is used to 
calculate the PI controller constants in function of the settling time (ts) and the 
overshoot (represented by the overshoot factor, ξ) through a comparison with the a 
second order standard system denominator: 
𝐷(𝑧) = 𝑧2 − 2𝜌 cos 𝜃 𝑧 + 𝜌2 (C.42)   
where = 𝜔𝑛√1 − 𝜉2 𝑇𝑠 ,  𝜌 = 𝑒
−𝜔𝑛𝜉𝑇𝑠 , and 𝜔𝑛 = 𝑓(𝑡𝑠). The overshoot factor is 
usually configured as 𝜉 = 1
√2
⁄ ≈ 0.7071. 
In the following subsections each controller is explained separately. 
C.2.2. Speed controller 
The speed controller must meet the following requirements: 
- Speed rate limiter. Too high acceleration references are not allowed by the control 
because enormous current peaks can appear causing serious damages on the power 
converter. 
- Flux reference. In order to not get saturation condition on the machine, the flux 
reference is limited when rotor speed reaches high values. This is called ‘Field 
Weakening’. In this way, the system voltage limit is more difficult to get reached. 
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- Torque reference. The main goal of the speed controller is to make the rotor speed 
follows its reference. For this purpose, a PI controller is used, whose output is 
limited to avoid undesirable torque references. 
- Magnetization of the machine. At the start-up, all induction machine need to be 
magnetized. The speed controller contributes to this progress avoiding the start-up 
of the machine. To that effect, null speed reference and maximum flux reference are 
supplied. 
According to the previously explained, Figure C.9 shows the speed controller block 
diagram. 
 p 
     *ωmr
    *λdr
ωmr
    *Te
ωe
mag
Field Weakening
Torque 
Saturator
PI Speed 
Controller
  
+

 
Figure C.9. Speed controller block diagram. 
In the case of this controller the transfer function is obtained from the mechanical 
model described in equation (C.32): 
𝑇𝜔(𝑆) =
𝜔𝑟
𝑇𝑒
(𝑆) =
𝑝
𝐽𝑆
 (C.43)   
Where S is the Laplace operator, and if the ZOH method is applied to discretize the plant: 
𝑇𝜔(𝑧) =
𝑝𝑇𝑠
𝐽
1
𝑧 − 1
 (C.44)   
On the other hand, the speed PI controller transfer function is given by: 
𝐶𝜔(𝑧) = 𝑘𝑝𝜔
𝑧 − 𝛼𝜔
𝑧 − 1
 (C.45)   
So, the closed loop transfer function for the speed controller is: 
𝐻𝜔(𝑧) =
𝐶𝑇𝜔(𝑧)
1 + 𝐶𝑇𝜔(𝑧)
=
𝑝𝑇𝑠𝑘𝑝𝜔
𝐽
𝑧 − 𝛼𝜔
𝑧2 − (2 −
𝑝𝑇𝑠𝑘𝑝𝜔
𝐽 ) 𝑧 + 1 −
𝑝𝑇𝑠𝑘𝑝𝜔
𝐽 𝛼𝜔
 
(C.46)   
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Comparing the denominator in (C.46) with the second order standard system 
denominator (C.42), as it has been mentioned previously, the controller’s constants can be 
calculated: 
𝑘𝑝𝜔 =
2 𝐽
𝑝𝑇𝑠
[1 − 𝑒−𝜔𝑛𝜉𝑇𝑠 cos (𝜔𝑛√1 − 𝜉2 𝑇𝑠)] 
𝛼𝜔 =
1
2
1 − 𝑒−2𝜔𝑛𝜉𝑇𝑠
1 − 𝑒−𝜔𝑛𝜉𝑇𝑠 cos(𝜔𝑛√1 − 𝜉2 𝑇𝑠)
 
𝑘𝑖𝜔 =
𝑘𝑝𝜔
𝑇𝑠
(1 − 𝛼𝜔) 
(C.47)   
where kpω, αω, and kiω are the proportional constant, the zero, and the integral constant 
of the PI controller respectively. 
In Figure C.9 it can also be seen an input signal called mag that makes null the speed 
reference while a certain level of the rotor flux is not reached, i.e. while the machine is being 
magnetized. 
C.2.3. Flux oriented controller 
As it was mentioned, the vector control main task is to provide independent controls for 
flux and torque. Figure C.10 shows the flux oriented control block diagram, that is composed 
by the stator frequency and phase calculation, the flux calculation, and the flux controller. This 
controller obtains the current components in synchronous reference frames as well as their 
references. As there are not flux linkage measures, it is an indirect FOC, where the 
synchronization between the rotor flux and the d-axis is done following expressions (C.33) 
and (C.41). 
The first step is calculating the current dq-components, that are obtained though the 
transformation matrix Tabc→dq(θe) (equation (C.4)). Then, the rotor d-axis flux is calculated 
using the ZOH discrete version of equation (C.41). Once both currents and flux are obtained, 
the electrical stator frequency and phase are calculated through equation (C.39), and it is then 
when the loop can be closed. 
According to (C.34), and using the torque reference supplied by the speed controller 
and the flux calculated, the q-axis reference current is obtained. As mentioned before, this 
component is used to control the torque. 
The flux controller implemented consists on a PI controller and a saturator with 
anti-windup. Its output is used to calculate the d-axis component of the current. The controller 
constants are calculated similarly to the previous controller. First of all, the plant transfer 
function is obtained from equation (C.41): 
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𝑇𝑓(𝑆) =
𝜆𝑑𝑟
𝑖𝑑𝑠
(𝑆) =
𝑟𝑟𝐿𝑚
𝑟𝑟 + 𝐿𝑟  𝑆
 (C.48)   
Frequency and phase calculation
Flux Controller
    *λdr
    *Te
mag
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  
+

     -1ziabc
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    *iqs
  
+
+
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3 pLm λdr
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  
+
Flux Anti-windup
 p ωmr
ωeωs
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     -1z
     -1z
 
Figure C.10. Indirect flux oriented controller block diagram. 
The transfer function in discrete time domain is given by: 
𝑇𝑓(𝑧) = 𝐿𝑚
1 − 𝑒
𝑟𝑟
𝐿𝑟
 𝑇𝑠
𝑧 − 𝑒
𝑟𝑟
𝐿𝑟
 𝑇𝑠
=
𝑎𝑓
𝑧 + 𝑏𝑓
 (C.49)   
So, the closed loop transfer function is: 
𝐻𝑓(𝑧) =
𝐶𝑇𝑓(𝑧)
1 + 𝐶𝑇𝑓(𝑧)
= 𝑎𝑓𝑘𝑝𝑓
𝑧 − 𝛼𝑓
𝑧2 − (𝑏𝑓 + 1 − 𝑎𝑓𝑘𝑝𝑓)𝑧 + 𝑏𝑓 − 𝑎𝑓𝑘𝑝𝑓𝛼𝑓
 (C.50)   
Comparing the closed loop transfer function denominator (C.50) with the second order 
standard system denominator (C.42), the controller’s constants can be calculated: 
𝑘𝑝𝑓 =
𝑏𝑓 + 1 − 2𝑒
−𝜔𝑛𝜉𝑇𝑠 cos(𝜔𝑛√1 − 𝜉2 𝑇𝑠)
𝑎𝑓
 
𝛼𝑓 =
𝑏𝑓 − 𝑒
−2𝜔𝑛𝜉𝑇𝑠
𝑏𝑓 + 1 − 𝑒−𝜔𝑛𝜉𝑇𝑠 cos(𝜔𝑛√1 − 𝜉2 𝑇𝑠)
 
(C.51)   
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𝑘𝑖𝑓 =
𝑘𝑝𝑓
𝑇𝑠
(1 − 𝛼𝑓) 
The anti-windup gain is chosen as: 
𝑘𝑎𝑓 =
1
𝑘𝑝𝑓
 (C.52)   
The settling time of this controller must be configured lower than the speed controller 
one, but higher than the current controller settling time. In this way the interference between 
controllers is minimized. 
On the other hand, the mag signal is generated in this controller depending on the rotor 
flux magnitude: when a certain value is reached, mag enables the speed controller to supply 
torque references. Hence, if the machine is magnetized enough, the control gives command to 
start moving the rotor. 
C.2.4. Current controller 
The current controller objective is making both stator current components follow their 
respective references in order to obtain zero current error. There are several techniques for 
implementing the current control in a power electronic converter, but in this case a linear 
controller will be used where the current errors are integrated by PIs and a sine-triangle PWM 
is obtained. 
Figure C.11 shows the current controller block diagram that consist on a q-axis current 
reference saturator, a dq-axis current controllers with anti-windup, a dq-axis voltage saturator, 
and a PWM modulator. However, the PWM modulator does not properly belong to the current 
controller. 
All the inputs for the current controller are supplied by the flux oriented controller. As 
mentioned before, the q-axis current reference is saturated, so the magnitude of the vector idq
*
 
must satisfy the following condition: 
|
𝑖
→
𝑑𝑞𝑠
∗| = √(𝑖𝑑𝑠
∗)2 + (𝑖𝑞𝑠
∗)
2
≤
𝑆𝑛
𝑉𝑛
 (C.53)   
where Sn is the AC driver rated apparent power in VAr, and Vn is the stator rated voltage in 
Vrms. From (C.53): 
𝑖𝑞𝑠
′∗ ≤ √(
𝑆𝑛
𝑉𝑛
)
2
− (𝑖𝑑𝑠
∗)2 (C.54)   
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where iqs
´*
 is the saturated version of iqs
*
. It must be noted that only the component that 
controls the toque is limited. 
d-axis current Controller
q-axis current Controller
vabc
iqs
    *idqs
ids
   *ids
ωe
θe´
Current 
Limitator
  
+

kawid 
  
+
  
+

 Ls
  
+

kawiq 
  
+
  
+
+
 Ls
   ´*iqs
3Ts / 2 
Leading
Ts z
z-1
Voltage 
Saturator
    *vds
    *vqs
   ´*vds
   ´*vqs
PWM 
Generator
udc
PWM
 dq
abc
 
Figure C.11. Current controller block diagram. 
As in the previous controllers, d-axis and q-axis current controllers are based on PI’s 
that transform the current error into a voltage reference that is sent to the PWM modulator. 
This reference is saturated before its sending to guarantee that the VSC voltage limit is not 
reached. Both current controllers have anti-windup to minimize the effect of the voltage 
saturator when it is working. 
From equation (C.20), it can be obtained the following: 
𝜆 𝑑𝑞𝑠= 𝐿𝑠 𝑖 𝑑𝑞𝑠+ 𝐿𝑚 𝑖 𝑑𝑞𝑟
𝜆 𝑑𝑞𝑟= 𝐿𝑟 𝑖 𝑑𝑞𝑟+ 𝐿𝑚 𝑖 𝑑𝑞𝑠
}  →   𝜆 𝑑𝑞𝑠= (𝐿𝑠 −
𝐿𝑚
2
𝐿𝑟
) 𝑖 𝑑𝑞𝑠+
𝐿𝑚
𝐿𝑟
𝜆 𝑑𝑞𝑟 (C.55)   
Where the notation for complex vector is 𝑋 𝑑𝑞=𝑋 𝑑+ 𝑗 𝑋 𝑞. Inserting this notation into the stator 
voltage-current equation of (C.20), we have the following expression: 
?⃗? 𝑑𝑞𝑠= (𝑟𝑠 + 𝑆𝐿𝜎 + 𝑗𝜔𝑒𝐿𝜎) 𝑖 𝑑𝑞𝑠+?⃗? 𝑓𝑓 (C.56)   
where S is the Laplace operator, Lσ is the system inductance: 
𝐿𝜎 = 𝐿𝑠 −
𝐿𝑚
2
𝐿𝑟
 (C.57)   
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and Vff is the feedforward voltage: 
?⃗? 𝑓𝑓= 𝐿𝑟
−1(𝑆𝐿𝑚 + 𝜔𝑒𝐿𝑚) 𝜆 𝑑𝑞𝑟 (C.58)   
The procedure to obtain the plant transfer function in Laplace domain is based on 
equation (C.56). As it can be seen, there is not independence between the d-axis and the q-axis 
because of the complex term j. This effect is known as cross-coupling. Moreover, the 
feedforward voltage breaks the direct connection between stator current and voltage. For those 
reasons, it is necessary to make some changes in order to avoid these effects. 
The actual plant is given by: 
𝑇𝑐(𝑆) =
1
𝑟𝑠 + 𝑆𝐿𝜎 + 𝑗𝜔𝑒𝐿𝜎
 (C.59)   
If the feedforward voltage is removed, and the term –jωeLσ is feed-backed, as it is 
shown in Figure C.12.a, the following modified plant can be obtained: 
𝑇𝑐
′(𝑆) =
𝑇𝑐(𝑆)
1 − 𝑗𝜔𝑒𝐿𝜎𝑇𝑐(𝑆)
=
1
𝑟𝑠 + 𝑆𝐿𝜎
 (C.60)   
Now there is a current decoupling, so independent controllers can be used for 
controlling d-axis and q-axis current components as shown in Figure C.12.b. 
a) b)Tc´(S)udqs idqs
                   Plant
Vdqsudqs idqs+  
+

Vdff
  
+ Tc (S)
- j ωe Lm
  
+

Tc´(z)
    *ids idsuds
Cd (z)
  
+

Tc´(z)
    *iqs iqsuqs
Cq (z)
 
Figure C.12. Procedure to simplify the original plant (a); and independent current controllers closed 
loops for both components (b). 
As shown in diagram of Figure C.11, the feedbacks to achieve the decoupling are 
inserted. However, the feedforward voltage is not added due to the complexity that it requires 
and because the behavior of the current controller is not affected at all without it. 
The new equivalent plant in the discrete time domain is: 
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𝑇𝑐
′(𝑧) =
𝑎𝑐
𝑧 − 𝑏𝑐
 
𝑎𝑐 =
1
𝑟𝑠
(1 − 𝑒
−
𝑟𝑟
′
𝐿𝑟
′ 𝑇𝑠
) ;         𝑏𝑐 = 𝑒
−
𝑟𝑟
′
𝐿𝑟
′ 𝑇𝑠
 
(C.61)   
Although different current controllers can be implemented for the d-axis and q-axis, in 
this case there will be no difference between them: Cc (z) = Cd (z)  = Cq (z). 
𝐻𝑐(𝑧) =
𝐶𝑇𝑐
′(𝑧)
1 + 𝐶𝑇𝑐
′(𝑧)
=
𝑧 − 𝛼𝑐
𝑧2 − (1 + 𝑏𝑐 − 𝑘𝑝𝑐𝑎𝑐)𝑧 + 𝑏𝑐 − 𝑘𝑝𝑐𝑎𝑐𝛼𝑐
 (C.62)   
Once the closed loop transfer function denominator is calculated, it is possible to get 
the current controller PI constants: 
𝑘𝑝𝑐 =
𝑏𝑐 + 1 − 2𝑒
−𝜔𝑛𝜉𝑇𝑠 cos(𝜔𝑛√1 − 𝜉2 𝑇𝑠)
𝑎𝑐
 
𝛼𝑐 =
𝑏𝑐 − 𝑒
−2𝜔𝑛𝜉𝑇𝑠
𝑏𝑐 + 1 − 2𝑒−𝜔𝑛𝜉𝑇𝑠 cos(𝜔𝑛√1 − 𝜉2 𝑇𝑠)
 
𝑘𝑖𝑐 =
𝑘𝑝𝑐
𝑇𝑠
(1 − 𝛼𝑐) 
(C.63)   
And as in the previous controller, the anti-windup gain is chosen as: 
𝑘𝑎𝑐 =
1
𝑘𝑝𝑐
 (C.64)   
The technique employed to limit the magnitude of the voltage reference when it 
exceeds the VSC maximum voltage is the Circular Limit method [132]. The principle of this 
technique is to maintain the angle of the voltage reference vector while the amplitude is 
reduced when necessary. 
The saturated voltage reference vector is transformed into abc reference frames. For 
this task, the electrical stator phase is obtained through the integration of the stator frequency 
supplied by the FOC. Besides a three half of the sampling period leading is added because of 
the temporization when this control proposal is test experimentally. Theta is calculated in the 
middle of the current sample period with the measured values of the previous sample period. 
The actuation for the converter will be sent the next period. 
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